Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS46LD16320A Datasheet(PDF) 11 Page - Integrated Silicon Solution, Inc

Part # IS46LD16320A
Description  Four-bit Pre-fetch DDR Architecture
Download  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS46LD16320A Datasheet(HTML) 11 Page - Integrated Silicon Solution, Inc

Back Button IS46LD16320A Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 14Page - Integrated Silicon Solution, Inc IS46LD16320A Datasheet HTML 15Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 143 page
background image
Integrated Silicon Solution, Inc. — www.issi.com
11
Rev. 00C
8/11/2014
IS43/46LD16320A
IS43/46LD32160A
5. zQ Calibration
After tINIT5 (Tf ), the MRR initialization calibration (ZQ_CAL) command can be issued to the memory (MR10).
This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more
than one LPDDR2 device exists on the same bus, the controller must not overlap MRR ZQ_CAL commands. The
device is ready for normal operation after tZQINIT.
6. Normal operation
After tZQINIT (Tg), MRW commands must be used to properly configure the memory . Specifically, MR1, MR2, and
MR3 must be set to configure the memory for the target frequency and memory configuration
After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency
can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop Events‖.
INItIaLIzatIoN tIMING
Symbol Parameter
Value
unit
min
max
tINIT0
Maximum Power Ramp Time
-
20
ms
tINIT1
Minimum CKE low time after completion of power ramp
100
-
ns
tINIT2
Minimum stable clock before first CKE high
5
-
tCK
tINIT3
Minimum idle time after first CKE assertion
200
-
us
tINIT4
Minimum idle time after Reset command, this time will be about 2 x
tRFCab + tRPab
1
-
us
tINIT5
Maximum duration of Device Auto-Initialization
-
10
us
tCKb
Clock cycle time during boot
18
100
ns
tZQINIT ZQ initial calibration
1
-
us
Figure - Power Ramp and Initialization Sequence
Ta
Tb
Tc
Td
Te
Tf
Tg
RESET
MRR
MRW
ZQ_CAL
Valid
CK/CK#
Supplies
CKE
CA
RTT
DQ
tINIT0
tINIT1
tINIT3
tINIT4
tZQINIT
tINIT5
tISCKE
tINIT2
Initialization after ReSet (without voltage ramp):
If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure
must begin at Td


Similar Part No. - IS46LD16320A

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS46LD16160A ISSI-IS46LD16160A Datasheet
6Mb / 143P
   Four internal banks for concurrent operation
IS46LD16640A ISSI-IS46LD16640A Datasheet
6Mb / 143P
   Four-bit Pre-fetch DDR Architecture
More results

Similar Description - IS46LD16320A

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS43LD16640A ISSI-IS43LD16640A Datasheet
6Mb / 143P
   Four-bit Pre-fetch DDR Architecture
logo
Winbond
W97AH6KB WINBOND-W97AH6KB Datasheet
2Mb / 127P
   Four-bit prefetch DDR architecture
logo
Cypress Semiconductor
CY7C1319KV18 CYPRESS-CY7C1319KV18_13 Datasheet
503Kb / 31P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1317KV18 CYPRESS-CY7C1317KV18 Datasheet
1Mb / 33P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1521KV18 CYPRESS-CY7C1521KV18 Datasheet
747Kb / 29P
   72-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1319KV18 CYPRESS-CY7C1319KV18_12 Datasheet
465Kb / 31P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1317KV18_1106 CYPRESS-CY7C1317KV18_1106 Datasheet
779Kb / 33P
   18-Mbit DDR II SRAM Four-Word Burst Architecture 333-MHz clock for high bandwidth
logo
Micross Components
MYX4DDR364M16JT MICROSS-MYX4DDR364M16JT Datasheet
7Mb / 128P
   8n-bit prefetch architecture
AS4DDR232M72APBG MICROSS-AS4DDR232M72APBG Datasheet
1Mb / 28P
   4-bit prefetch architecture
logo
Micron Technology
MT41K512M4 MICRON-MT41K512M4 Datasheet
2Mb / 207P
   8n-bit prefetch architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com