Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADC0819 Datasheet(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. ADC0819
Description  8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC0819 Datasheet(HTML) 3 Page - National Semiconductor (TI)

  ADC0819 Datasheet HTML 1Page - National Semiconductor (TI) ADC0819 Datasheet HTML 2Page - National Semiconductor (TI) ADC0819 Datasheet HTML 3Page - National Semiconductor (TI) ADC0819 Datasheet HTML 4Page - National Semiconductor (TI) ADC0819 Datasheet HTML 5Page - National Semiconductor (TI) ADC0819 Datasheet HTML 6Page - National Semiconductor (TI) ADC0819 Datasheet HTML 7Page - National Semiconductor (TI) ADC0819 Datasheet HTML 8Page - National Semiconductor (TI) ADC0819 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
Electrical Characteristics (Continued)
The following specifications apply for VCC e 5V VREF e 5V w2 CLK e 2097 MHz unless otherwise specified Boldface limits
apply from TMIN to TMAX all other limits TA e TJ e 25 C
Typical
Tested
Design
Parameter
Conditions
(Note 6)
Limit
Limit
Units
(Note 7)
(Note 8)
DIGITAL AND DC CHARACTERISTICS
(Continued)
VOUT(1) Logical ‘‘1’’
VCCe475V
Output Voltage (Min)
IOUTeb360 mA
24
24
V
IOUTeb10 mA
45
45
V
VOUT(0) Logical ‘‘0’’
VCCe525V
04
04
V
Output Voltage (Max)
IOUTe16 mA
IOUT TRI-STATE Output
VOUTe0V
b
001
b
3
b
3
m
A
Current (Max)
VOUTe5V
001
3
3
m
A
ISOURCE Output Source
VOUTe0V
b
14
b
65
b
65
mA
Current (Min)
ISINK Output Sink Current (Min)
VOUTeVCC
16
80
80
mA
ICC Supply Current (Max)
CSe1 VREF Open
1
25
25
mA
IREF (Max)
VREFe5V
07
1
1
mA
AC CHARACTERISTICS
Tested
Design
Parameter
Conditions
Typical
Limit
Limit
Units
(Note 6)
(Note 7)
(Note 8)
w CLK w Clock Frequency
MIN
10
MHz
MAX
21
SCLK Serial Data Clock
MIN
50
KHz
Frequency
MAX
525
TC Conversion Process Time
MIN
Not Including MUX
26
w
cycles
Addressing and
MAX
Analog Input
32
Sampling Times
tACC Access Time Delay From CS
MIN
1
w
cycles
Falling Edge to DO Data Valid
MAX
3
tSETUP Minimum Setup Time of CS Falling
4 w2CLKa
1
2SCLK
sec
Edge to SCLK Rising Edge
tHCS CS Hold Time After the Falling
0
ns
Edge of SCLK
t CS Total CS Low Time
MIN
tset-upa8SCLK
sec
MAX
t CS(min)a26 w2CLK
sec
tHDI Minimum DI Hold Time from
0
ns
SCLK Rising Edge
tHDO Minimum DO Hold Time from SCLK
RLe
k
10
ns
Falling Edge
CLe
pF
tSDI Minimum DI Setup Time to SCLK
400
ns
Rising Edge
tDDO Maximum Delay From SCLK
RLe
k
250
ns
Falling Edge to DO Data Valid
CLe
pF
tTRI Maximum DO Hold Time
RLe k
150
ns
CS Rising edge to DO TRISTATE
CLe
pF
3


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn