Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1371S Datasheet(PDF) 3 Page - Cypress Semiconductor

Part # CY7C1371S
Description  18-Mbit (512K36) Flow-Through SRAM with NoBL??Architecture
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1371S Datasheet(HTML) 3 Page - Cypress Semiconductor

  CY7C1371S Datasheet HTML 1Page - Cypress Semiconductor CY7C1371S Datasheet HTML 2Page - Cypress Semiconductor CY7C1371S Datasheet HTML 3Page - Cypress Semiconductor CY7C1371S Datasheet HTML 4Page - Cypress Semiconductor CY7C1371S Datasheet HTML 5Page - Cypress Semiconductor CY7C1371S Datasheet HTML 6Page - Cypress Semiconductor CY7C1371S Datasheet HTML 7Page - Cypress Semiconductor CY7C1371S Datasheet HTML 8Page - Cypress Semiconductor CY7C1371S Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 29 page
background image
CY7C1371S
Document Number: 001-43826 Rev. *F
Page 3 of 29
Contents
Pin Configurations ........................................................... 4
Pin Definitions .................................................................. 6
Functional Overview ........................................................ 7
Single Read Accesses ................................................ 7
Burst Read Accesses .................................................. 7
Single Write Accesses ................................................. 7
Burst Write Accesses .................................................. 8
Sleep Mode ................................................................. 8
Interleaved Burst Address Table ................................. 8
Linear Burst Address Table ......................................... 8
ZZ Mode Electrical Characteristics .............................. 8
Truth Table ........................................................................ 9
IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 10
Disabling the JTAG Feature ...................................... 10
Test Access Port (TAP) ............................................. 10
PERFORMING A TAP RESET .................................. 10
TAP REGISTERS ...................................................... 10
TAP Instruction Set ................................................... 10
TAP Controller State Diagram ....................................... 12
TAP Controller Block Diagram ...................................... 13
TAP Timing ...................................................................... 14
TAP AC Switching Characteristics ............................... 14
3.3 V TAP AC Test Conditions ....................................... 15
3.3 V TAP AC Output Load Equivalent ......................... 15
2.5 V TAP AC Test Conditions ....................................... 15
2.5 V TAP AC Output Load Equivalent ......................... 15
TAP DC Electrical Characteristics
and Operating Conditions ............................................. 15
Identification Register Definitions ................................ 16
Scan Register Sizes ....................................................... 16
Identification Codes ....................................................... 16
Boundary Scan Order .................................................... 17
Maximum Ratings ........................................................... 18
Operating Range ............................................................. 18
Electrical Characteristics ............................................... 18
Capacitance .................................................................... 19
Thermal Resistance ........................................................ 19
AC Test Loads and Waveforms ..................................... 19
Switching Characteristics .............................................. 20
Switching Waveforms .................................................... 21
Ordering Information ...................................................... 24
Ordering Code Definitions ......................................... 24
Package Diagrams .......................................................... 25
Acronyms ........................................................................ 27
Document Conventions ................................................. 27
Units of Measure ....................................................... 27
Document History Page ................................................. 28
Sales, Solutions, and Legal Information ...................... 29
Worldwide Sales and Design Support ....................... 29
Products .................................................................... 29
PSoC® Solutions ...................................................... 29
Cypress Developer Community ................................. 29
Technical Support ..................................................... 29


Similar Part No. - CY7C1371S

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1371B CYPRESS-CY7C1371B Datasheet
876Kb / 26P
   512K x 36/1M x 18 Flow-Thru SRAM with NoBL Architecture
CY7C1371B-100AC CYPRESS-CY7C1371B-100AC Datasheet
876Kb / 26P
   512K x 36/1M x 18 Flow-Thru SRAM with NoBL Architecture
CY7C1371B-100AI CYPRESS-CY7C1371B-100AI Datasheet
876Kb / 26P
   512K x 36/1M x 18 Flow-Thru SRAM with NoBL Architecture
CY7C1371B-100BGC CYPRESS-CY7C1371B-100BGC Datasheet
876Kb / 26P
   512K x 36/1M x 18 Flow-Thru SRAM with NoBL Architecture
CY7C1371B-100BGI CYPRESS-CY7C1371B-100BGI Datasheet
876Kb / 26P
   512K x 36/1M x 18 Flow-Thru SRAM with NoBL Architecture
More results

Similar Description - CY7C1371S

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1371KV33 CYPRESS-CY7C1371KV33 Datasheet
682Kb / 24P
   18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM with NoBL??Architecture (With ECC)
CY7C1461KV33 CYPRESS-CY7C1461KV33 Datasheet
2Mb / 23P
   36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM with NoBL??Architecture
CY7C1370KV25 CYPRESS-CY7C1370KV25 Datasheet
2Mb / 30P
   18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture
CY7C1371D CYPRESS-CY7C1371D_07 Datasheet
1,011Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371DV25 CYPRESS-CY7C1371DV25 Datasheet
444Kb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371C CYPRESS-CY7C1371C Datasheet
791Kb / 33P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1461AV33 CYPRESS-CY7C1461AV33_12 Datasheet
442Kb / 24P
   36-Mbit (1 M 횞 36/2 M 횞 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371D CYPRESS-CY7C1371D_12 Datasheet
1Mb / 37P
   18-Mbit (512 K 횞 36/1 M 횞 18) Flow-Through SRAM with NoBL??Architecture
CY7C1370KV33 CYPRESS-CY7C1370KV33 Datasheet
999Kb / 32P
   18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
CY7C1355C CYPRESS-CY7C1355C Datasheet
497Kb / 32P
   9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com