Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD6676BCBZRL Datasheet(PDF) 7 Page - Analog Devices

Part # AD6676BCBZRL
Description  Wideband IF Receiver Subsystem
Download  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6676BCBZRL Datasheet(HTML) 7 Page - Analog Devices

Back Button AD6676BCBZRL Datasheet HTML 3Page - Analog Devices AD6676BCBZRL Datasheet HTML 4Page - Analog Devices AD6676BCBZRL Datasheet HTML 5Page - Analog Devices AD6676BCBZRL Datasheet HTML 6Page - Analog Devices AD6676BCBZRL Datasheet HTML 7Page - Analog Devices AD6676BCBZRL Datasheet HTML 8Page - Analog Devices AD6676BCBZRL Datasheet HTML 9Page - Analog Devices AD6676BCBZRL Datasheet HTML 10Page - Analog Devices AD6676BCBZRL Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 90 page
background image
Data Sheet
AD6676
Rev. A | Page 7 of 90
DIGITAL HIGH SPEED SERDES SPECIFICATIONS
VDD1 = VDDL = VDDC = VDDQ = 1.1 V, VDDD = VDDHSI = 1.1 V, VDD2 = 2.5 V, VDDIO = 1.8 V, unless otherwise noted.
Table 2.
Parameter
Symbol
Temp.
Min
Typ
Max
Unit
HIGH SPEED SERIAL INPUT/OUTPUT
Line Rate
1.6668
5.333
Gbps
Dual Lane Data Output Period or Unit Interval
UI
Full
1/(20 × f
DATA_IQ)
1
sec
Single Lane Data Output Period or Unit Interval
UI
Full
1/(40 × f
DATA_IQ)
1
sec
Data Output Duty Cycle
25°C
50
%
Data Valid Time
25°C
0.78
UI
PLL Lock Time
25°C
4
µs
Wake-Up Time (Standby)
25°C
5
µs
Wake-Up Time (Power-Down)
25°C
2.5
ms
Pipeline Delay (Latency)
Full
32.3
1/f
DATA_IQ
1
Deterministic Jitter
25°C
9
ps
Random Jitter at 5.333 Gbps
25°C
0.7
ps rms
Output Rise/Fall Time
25°C
45
ps
SYNCINB± Falling Edge to First K.28 Characters
25°C
4
Multiframes
CGS Phase K.28 Characters Duration
25°C
1
Multiframes
DIGITAL OUTPUTS (SERDOUT0±, SERDOUT1±)
Logic Compliance
Full
CML
Differential Output Voltage
VOD
Full
360
750
mV
Output Offset Voltage, ANSI Mode
VOS
Full
0.75
VDDHSI/2
1.05
V
Differential Termination Impedance
25°C
100
SYSREF INPUT (SYSREF±)
Logic Compliance
LVDS/PECL
Differential Input Voltage
Full
0.6
1.2
1.8
V p-p
Differential Input Impedance2
25°C
35/2
kΩ||pF
Input Common-Mode Voltage
0.8
0.85
2.0
V
SYNCIN INPUT (SYNCINB+, SYNCINB−)
Logic Compliance3
CMOS/LVDS
CMOS Input Voltage High
V
IH
0.65 × VDDIO
V
CMOS Input Voltage Low
V
IL
0.35 × VDDIO
V
LVDS Differential Input Voltage
Full
0.6
1.2
1.8
V p-p
LVDS Differential Input Impedance
25°C
100||1
Ω||pF
LVDS Input Common-Mode Voltage
0.8
0.85
2.0
V
LVDS Input Common-Mode Impedance
25°C
1||1
kΩ||pF
SYSREF (SYSREF±) TIMING REQUIREMENTS4
Clock Synthesizer Disabled
Setup Time
t
SU_SR
25°C
0.16
ns
Hold Time
t
H_SR
25°C
0.84
ns
Clock Synthesizer Enabled
Setup Time
t
SU_SR
25°C
0.5
ns
Hold Time
t
H_SR
25°C
0.5
ns
1 F
DATA_IQ corresponds to the complex output data rate (that is, FADC/DEC_FACTOR). Latency specification also includes ADC and digital filters delays. See Table 15
2 The SYSREF± input requires an external differential resistor for proper termination.
3 Set via Register 0x1E7, Bit 2, with CMOS being the default setting.
4 SYSREF± setup and hold times are defined with respect to the rising SYSREF± edge and rising clock edge. Positive setup time leads the clock edge. Positive hold time
also lags the clock rising edge. Note that the hold time takes into consideration that the internal clock signal used to sample SYSREF operates at FADC/2; thus, SYSREF±
must remain high for at least two FADC clock cycles.


Similar Part No. - AD6676BCBZRL

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD6676BCBZRL AD-AD6676BCBZRL Datasheet
1Mb / 90P
   Wideband IF Receiver Subsystem
More results

Similar Description - AD6676BCBZRL

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD6676 AD-AD6676_17 Datasheet
1Mb / 90P
   Wideband IF Receiver Subsystem
logo
LANSDALE Semiconductor ...
ML13145 LANSDALE-ML13145_08 Datasheet
1Mb / 17P
   UHF Wideband Receiver Subsystem
ML13145 LANSDALE-ML13145 Datasheet
2Mb / 17P
   UHF Wideband Receiver Subsystem (LNA, Mixer, VCO, Prescaler, IF Subsystem, Coiless Detector)
logo
Motorola, Inc
MC13145 MOTOROLA-MC13145 Datasheet
231Kb / 6P
   UHF Wideband Receiver Subsystem (LNA, Mixer, VCO, Prescaler, IF Subsystem, Coiless Detector)
logo
Analog Devices
AD6459 AD-AD6459 Datasheet
314Kb / 12P
   GSM 3 V Receiver IF Subsystem
REV. 0
logo
Linear Technology
LTM9001-AX LINER-LTM9001-AX_15 Datasheet
860Kb / 30P
   16-Bit IF/Baseband Receiver Subsystem
logo
Analog Devices
AD6458 AD-AD6458 Datasheet
268Kb / 12P
   GSM 3 V Receiver IF Subsystem
REV. 0
logo
Linear Technology
DC1391 LINER-DC1391_15 Datasheet
87Kb / 1P
   14 BIT IF SAMPLING RECEIVER SUBSYSTEM
LTM9001-GA LINER-LTM9001-GA_15 Datasheet
1Mb / 24P
   16-Bit IF/Baseband Receiver Subsystem
LTM9001-AX LINER-LTM9001-AX Datasheet
851Kb / 28P
   16-Bit IF/Baseband Receiver Subsystem
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com