 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
KM681001A Datasheet(PDF) 8 Page - Samsung semiconductor |
|
||||||||||||||||||||||||||||||
KM681001A Datasheet(HTML) 8 Page - Samsung semiconductor |
|
|
8 / 9 page  KM681001A CMOS SRAM PRELIMINARY Rev 5.0 - 8 - February 1998 FUNCTIONAL DESCRIPTION * NOTE : X means Don ′t Care. CS1 CS2 WE OE Mode I/O Pin Supply Current H X X X* Not Select High-Z ISB, ISB1 X L X X Not Select High-Z ISB, ISB1 L H H H Output Disable High-Z ICC L H H L Read DOUT ICC L H L X Write DIN ICC TIMING WAVEFORM OF WRITE CYCLE(4) (CS2 = Controlled) Address CS1 tAS(4) CS2 tWP(2) WE Data in Data Valid Data out High-Z High-Z tCW(3) tDW tDH tWC tWR(5) tAW tWHZ(6) tLZ NOTES(WRITE CYCLE) 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition CS1 going low,a CS2 going high and WE going low ; A write ends at the earliest transition CS1 going high, CS2 going low or WE going high. tWP is measured from the beginning of write to the end of write. 3. tCW is measured from the later of CS1 going low or CS2 going high to end of write. 4. tAS is measured from the address valid to the beginning of write. 5. tWR is measured from the end of write to the address change. tWR1 applied in case a write ends as CS1 or WE going high. tWR2 applied in case a write ends as CS2 going low. 6. If OE, CS1, CS2 and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur. 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8. If CS1 goes low and CS2 goes high simultaneously with WE going or after WE going low, the outputs remain high impedance state. 9. Dout is the read data of the new address. 10. When CS1 is low and CS2 is high : I/O pins are in the output state. The input signals in the opposite phase leading to the out- put should not be applied. |
Similar Part No. - KM681001A |
|
Similar Description - KM681001A |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
