ISL68200

6

FN8705.1

March 7, 2016

Submit Document Feedback

17

PROG2

18

PROG1

Programming pin for boot-up voltage.

19

GND

Return current path for the LGATE MOSFET driver. Connect directly to system ground plane.

20

LGATE

Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.

21

PHASE

Return path for the UGATE high-side MOSFET driver, and zero inductor current detector input for diode emulation.

22

UGATE

High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.

23

BOOT

Positive input supply for the UGATE high-side MOSFET gate driver. Connect an MLCC (0.22µF, X7R) between BOOT and

PHASE pins.

24

PVCC

Output of the 5V LDO and input for the LGATE and UGATE MOSFET driver circuits. Place a high quality low ESR ceramic

capacitor (4.7μF, X7R) in close proximity to the pin.

25

GND PAD Return of logic bias supply VCC. Connect directly to system ground plane with at least 5 vias.

PIN NUMBER

SYMBOL

DESCRIPTION

Ordering Information

PART NUMBER

(Notes 1, 2, 3)

PART

MARKING

TEMP RANGE

(°C)

PACKAGE

(RoHS Compliant)

PKG.

DWG. #

ISL68200IRZ

ISL 68200I

-40 to +85

24 Ld 4x4 QFN

L24.4x4C

ISL68200DEMO1Z

20A Demonstration Board with on-board transient

NOTES:

1. Add “-T” suffix for 6k units, “-T7A” = suffix for 250 units and “-TK” for 1k units. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte

tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil

Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see product information page for ISL68200. For more information on MSL please see techbrief TB363.