Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AT90S4433 Datasheet(PDF) 48 Page - ATMEL Corporation

Part No. AT90S4433
Description  8-Bit AVR Microcontroller with 4K Bytes of In-System Programmable Flash
Download  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90S4433 Datasheet(HTML) 48 Page - ATMEL Corporation

Back Button AT90S4433 Datasheet HTML 44Page - ATMEL Corporation AT90S4433 Datasheet HTML 45Page - ATMEL Corporation AT90S4433 Datasheet HTML 46Page - ATMEL Corporation AT90S4433 Datasheet HTML 47Page - ATMEL Corporation AT90S4433 Datasheet HTML 48Page - ATMEL Corporation AT90S4433 Datasheet HTML 49Page - ATMEL Corporation AT90S4433 Datasheet HTML 50Page - ATMEL Corporation AT90S4433 Datasheet HTML 51Page - ATMEL Corporation AT90S4433 Datasheet HTML 52Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 126 page
background image
48
AT90S/LS4433
1042H–AVR–04/03
Serial Peripheral
Interface – SPI
The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer
between the AT90S4433 and peripheral devices or between several AVR devices. The
AT90S4433 SPI features include the following:
Full Duplex, Three-wire Synchronous Data Transfer
Master or Slave Operation
LSB First or MSB First Data Transfer
Four Programmable Bit Rates
End of Transmission Interrupt Flag
Write Collision Flag Protection
Wake-up from Idle Mode
Figure 36. SPI Block Diagram
The interconnection between Master and Slave CPUs with SPI is shown in Figure 37.
The PB5(SCK) pin is the clock output in the Master mode and is the clock input in the
Slave mode. Writing to the SPI Data Register of the Master CPU starts the SPI clock
generator, and the data written shifts out of the PB3(MOSI) pin and into the PB3(MOSI)
pin of the Slave CPU. After shifting one byte, the SPI clock generator stops, setting the
end of Transmission Flag (SPIF). If the SPI Interrupt Enable bit (SPIE) in the SPCR
Register is set, an interrupt is requested. The Slave Select input, PB2(SS), is set low to
select an individual Slave SPI device. The two Shift Registers in the Master and the
Slave can be considered as one distributed 16-bit circular Shift Register. This is shown
in Figure 37. When data is shifted from the Master to the Slave, data is also shifted in
the opposite direction, simultaneously. This means that during one shift cycle, data in
the master and the slave are interchanged.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn