 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
OR2C04A Datasheet(PDF) 50 Page - Lattice Semiconductor |
|
||||||||||||||||||||||||||||||
OR2C04A Datasheet(HTML) 50 Page - Lattice Semiconductor |
|
|
50 / 192 page  50 Lattice Semiconductor Data Sheet ORCA Series 2 FPGAs January 2002 FPGA Configuration Modes (continued) Slave Serial Mode The slave serial mode is primarily used when multiple FPGAs are configured in a daisy chain. The serial slave serial mode is also used on the FPGA evaluation board which interfaces to the download cable. A device in the slave serial mode can be used as the lead device in a daisy chain. Figure 44 shows the connections for the slave serial configuration mode. The configuration data is provided into the FPGA’s DIN input synchronous with the configuration clock CCLK input. After the FPGA has loaded its configuration data, it retransmits the incoming configuration data on DOUT. CCLK is routed into all slave serial mode devices in parallel. Multiple slave FPGAs can be loaded with identical con- figurations simultaneously. This is done by loading the configuration data into the DIN inputs in parallel. 5-4485(F) Figure 44. Slave Serial Configuration Schematic Slave Parallel Mode The slave parallel mode is essentially the same as the slave serial mode except that 8 bits of data are input on pins D[7:0] for each CCLK cycle. Due to 8 bits of data being input per CCLK cycle, the DOUT pin does not contain a valid bit stream for slave parallel mode. As a result, the lead device cannot be used in the slave parallel mode in a daisy-chain configuration. Figure 45 is a schematic of the connections for the slave parallel configuration mode. WR and CS0 are active-low chip select signals, and CS1 is an active- high chip select signal. These chip selects allow the user to configure multiple FPGAs in slave parallel mode using an 8-bit data bus common to all of the FPGAs. These chip selects can then be used to select the FPGA(s) to be configured with a given bit stream, but once an FPGA has been selected, it cannot be deselected until it has been completely programmed. 5-4487(F) Figure 45. Slave Parallel Configuration Schematic MICRO- PROCESSOR OR DOWNLOAD CABLE M2 M1 M0 HDC SERIES FPGA LDC VDD CCLK PRGM DOUT TO DAISY- CHAINED DEVICES DONE DIN INIT ORCA MICRO- PROCESSOR OR SYSTEM D[7:0] DONE CCLK CS1 M2 M1 M0 HDC LDC 8 VDD INIT PRGM CS0 WR SERIES FPGA ORCA |
Similar Part No. - OR2C04A |
|
Similar Description - OR2C04A |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
