6

DRV8307

SLVSCK2A – APRIL 2014 – REVISED FEBRUARY 2016

www.ti.com

Product Folder Links: DRV8307

Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3)

The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC standard

test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4)

The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB

temperature, as described in JESD51-8.

(5)

The junction-to-top characterization parameter,

from the simulation data for obtaining

(6)

The junction-to-board characterization parameter,

from the simulation data for obtaining

(7)

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific

JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

6.4 Thermal Information

DRV8307

UNIT

RHA (40 PINS)

33.2

°C/W

23.0

°C/W

8.8

°C/W

0.3

°C/W

8.8

°C/W

2.3

°C/W