DRV8303

SLOS846B – SEPTEMBER 2013 – REVISED NOVEMBER 2015

www.ti.com

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

MIN NOM MAX

UNIT

DC supply voltage PVDD for normal operation

Relative to PGND

6

60

V

Input current of digital pins when EN_GATE is high

100

µA

Input current of digital pins when EN_GATE is low

1

µA

Maximum output capacitance on outputs of shunt amplifier

20

pF

Dead time control resistor range. Time range is 50ns (-GND) to 500 ns (150 k

Ω) with a

0

150

k

Ω

linear approximation.

nFAULT pin sink current. Open drain

V = 0.4 V

2

mA

nOCTW pin sink current. Open drain

V = 0.4 V

2

mA

External voltage reference voltage for current shunt amplifiers

2

6

V

Qg(TOT) = 25 nC or total 30-mA gate

Operating switching frequency of gate driver

200

kHz

drive average current

Total average gate drive current

30

mA

Ambient temperature

–40

125

°C

6.4 Thermal Information

DRV8303

DCA (TSSOP)

UNIT

48 PINS

Junction-to-ambient thermal resistance

30.3

°C/W

Junction-to-case (top) thermal resistance

33.5

°C/W

Junction-to-board thermal resistance

17.5

°C/W

Junction-to-top characterization parameter

0.9

°C/W

Junction-to-board characterization parameter

7.2

°C/W

Junction-to-case (bottom) thermal resistance

0.9

°C/W

(1)

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

report, SPRA953.

6.5 Electrical Characteristics

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

INPUT PINS: INH_X, INL_X, SCS, SDI, SCLK, EN_GATE, DC_CAL

High input threshold

2

V

Low input threshold

0.8

V

RPULL_DOWN – INTERNAL PULLDOWN RESISTOR FOR GATE DRIVER INPUTS

Internal pulldown resistor for EN_GATE

100

k

Ω

Internal pulldown resistor for high side

EN_GATE high

100

k

Ω

PWMs (INH_A, INH_B, and INH_C)

Internal pulldown resistor for low side PWMs

EN_GATE high

100

k

Ω

(INL_A, INL_B, and INL_C)

Internal pulldown resistor for nSCS

EN_GATE high

100

k

Ω

Internal pulldown resistor for SDI

EN_GATE high

100

k

Ω

Internal pulldown resistor for DC_CAL

EN_GATE high

100

k

Ω

Internal pulldown resistor for SCLK

EN_GATE high

100

k

Ω

OUTPUT PINS: nFAULT AND nOCTW

Low-output threshold

0.4

V

External 47-k

Ω pullup resistor connected

High-output threshold

2.4

V

to 3-5.5 V

6

Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated

Product Folder Links: DRV8303