 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SAB82532N-10 Datasheet(PDF) 66 Page - Siemens Semiconductor Group |
|
||||||||||||||||||||||||||||||
SAB82532N-10 Datasheet(HTML) 66 Page - Siemens Semiconductor Group |
|
|
66 / 272 page  SAB 82532/SAF 82532 HDLC/SDLC Serial Mode Semiconductor Group 66 07.96 5.4.7 Receive Length Check Feature The ESCC2 offers the possibility to supervise the maximum length of received frames and to terminate data reception in case this length is exceeded. This feature is controlled via the special Receive Length Check Register (RLCR). The function is enabled by setting the RC (Receive Check) bit in RLCR and programming the maximum frame length via bits RL6 … RL0. The maximum receive length can be determined as a multiple of 32-byte blocks as follows: MAX_LENGTH = (RL + 1) × 32 where RL is the value written to RL6 … RL0. All frames exceeding this length are treated as if they had been aborted by the remote station, i.e. the CPU is informed via an – RME interrupt, and the – RAB bit in RSTA register is set. To distinguish this from the case where an abort sequence is indeed received (sent by the remote station), the receive byte count registers RBCH, RBCL will contain a value exceeding the maximum receive length (via RL6 … RL0) by one or two bytes. 5.4.8 One Bit Insertion Similar to the zero bit insertion (bit stuffing) mechanism, as defined by the HDLC protocol, the ESCC2 offers a completely new feature of inserting/deleting a one after seven consecutive ‘zeros’ in the transmit/receive data stream, if the serial channel is operating in a bus configuration. This method is useful if clock recovery is to be performed by DPLL. Since only NRZ data encoding is supported in a bus configuration, there are possibly long sequences without edges in the receive data stream in case of successive ‘0’s received, and the DPLL may lose synchronization. Using the one bit insertion feature by setting the OIN bit in the CCR1 register, however, it is guaranteed that at least after – 5 consecutive ‘1’s a ‘0’ will appear (bit stuffing), and after – 7 consecutive ‘0’s a ‘1’ will appear (one insertion) and thus a correct function of the DPLL is ensured. Note: As with the bit stuffing, the ‘one insertion’ is fully transparent to the user, but it is not in accordance with the HDLC protocol, i.e. it can only be applied in proprietary systems using circuits that also implement this function, such as the SAB 82525/SAB 82526. |
Similar Part No. - SAB82532N-10 |
|
Similar Description - SAB82532N-10 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
