Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74AVCH2T45DCTRE4 Datasheet(PDF) 18 Page - Texas Instruments

Part No. 74AVCH2T45DCTRE4
Description  2-Supply, Bus Transceiver with Configurable Level-Shifting
Download  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

74AVCH2T45DCTRE4 Datasheet(HTML) 18 Page - Texas Instruments

Back Button 74AVCH2T45DCTRE4 Datasheet HTML 14Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 15Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 16Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 17Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 18Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 19Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 20Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 21Page - Texas Instruments 74AVCH2T45DCTRE4 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 31 page
background image
V
CCA
V
CCA
V
CCB
SYSTEM-1
SYSTEM-2
1
2
3
4
8
7
6
5
DIR CTRL
IO-1
V
CCB
IO-2
VCCB
B1
B2
DIR
VCCA
A2
A1
GND
Pull-up/Pull-down
or Bus Hold
Pull-up/Pull-down
or Bus Hold
SN74AVCH2T45
SCES582H – JULY 2004 – REVISED APRIL 2015
www.ti.com
10.2.2 Bidirectional Logic Level-Shifting Application
Figure 10 shows the SN74AVCH2T45 used in a bidirectional logic level-shifting application. Because the
SN74AVCH2T45 does not have an output-enable (OE) pin, system designers should take precautions to avoid
bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.
Figure 10. Bidirectional Logic Level-Shifting Application
10.2.2.1 Design Requirements
This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the
intended flow of data and take care not to violate any of the high or low logic levels. Active bus-hold circuitry
holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down
resistors with the bus-hold circuitry.
10.2.2.2 Detailed Design Procedure
Table 3 lists a sequence that shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2
to SYSTEM-1.
Table 3. Data Transmission Sequence
STATE
DIR CTRL
IO-1
IO-2
DESCRIPTION
1
H
Output
Input
SYSTEM-1 data to SYSTEM-2
SYSTEM-2 is getting ready to send data to SYSTEM-1. IO-1 and IO-2 are
2
H
Hi-Z
Hi-Z
disabled.
The bus-line state depends on pull-up or pull-down.(1)
DIR bit is flipped. IO-1 and IO-2 still are disabled.
3
L
Hi-Z
Hi-Z
The bus-line state depends on pull-up or pull-down.(1)
4
L
Input
Output
SYSTEM-2 data to SYSTEM-1
(1)
SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.
18
Submit Documentation Feedback
Copyright © 2004–2015, Texas Instruments Incorporated
Product Folder Links: SN74AVCH2T45


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn