Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN54HC74 Datasheet(PDF) 13 Page - Texas Instruments

Part # SN54HC74
Description  Dual D-Type Positive-Edge-Triggered Flip-Flops
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN54HC74 Datasheet(HTML) 13 Page - Texas Instruments

Back Button SN54HC74_15 Datasheet HTML 7Page - Texas Instruments SN54HC74_15 Datasheet HTML 8Page - Texas Instruments SN54HC74_15 Datasheet HTML 9Page - Texas Instruments SN54HC74_15 Datasheet HTML 10Page - Texas Instruments SN54HC74_15 Datasheet HTML 11Page - Texas Instruments SN54HC74_15 Datasheet HTML 12Page - Texas Instruments SN54HC74_15 Datasheet HTML 13Page - Texas Instruments SN54HC74_15 Datasheet HTML 14Page - Texas Instruments SN54HC74_15 Datasheet HTML 15Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 13 / 15 page
background image
Vcc
Unused Input
Input
Output
Input
Unused Input
Output
SN54HC74, SN74HC74
www.ti.com
SCLS094E – DECEMBER 1982 – REVISED DECEMBER 2015
11 Layout
11.1 Layout Guidelines
When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of
digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,
or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the
undefined voltages at the outside connections result in undefined operational states.
Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic
devices must be connected to a high or low bias to prevent them from floating. The logic level that must be
applied to any particular unused input depends on the function of the device. Generally they are tied to GND or
VCC, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a
transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted.
This pin keeps the input section of the I/Os from being disabled and floated.
11.2 Layout Example
Figure 6. Layout Diagram
Copyright © 1982–2015, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: SN54HC74 SN74HC74


Similar Part No. - SN54HC74_15

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54HC74FK TI-SN54HC74FK Datasheet
96Kb / 16P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74J TI-SN54HC74J Datasheet
96Kb / 16P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74J TI-SN54HC74J Datasheet
733Kb / 20P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74W TI-SN54HC74W Datasheet
96Kb / 16P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74 TI-SN54HC74_09 Datasheet
733Kb / 20P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

Similar Description - SN54HC74_15

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54LV74A TI-SN54LV74A Datasheet
444Kb / 16P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Potato Semiconductor Co...
PO74G74A POTATO-PO74G74A_14 Datasheet
1Mb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Texas Instruments
SN54LV74 TI1-SN54LV74_10 Datasheet
148Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54AC74 TI1-SN54AC74_15 Datasheet
1Mb / 22P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74 TI-SN54LV74 Datasheet
137Kb / 7P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV74A-EP TI1-SN74LV74A-EP Datasheet
506Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74A TI1-SN54LV74A_15 Datasheet
1Mb / 31P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops
CD54AC74 TI1-CD54AC74_14 Datasheet
686Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
CD54ACT74 TI1-CD54ACT74_14 Datasheet
887Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
National Semiconductor ...
DM54L74 NSC-DM54L74 Datasheet
88Kb / 4P
   Dual Positive-Edge-Triggered D Flip-Flops
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com