Electronic Components Datasheet Search |
|
HYB39S128400CT-7.5 Datasheet(PDF) 4 Page - Infineon Technologies AG |
|
HYB39S128400CT-7.5 Datasheet(HTML) 4 Page - Infineon Technologies AG |
4 / 51 page HYB 39S128400/800/160CT(L) 128-MBit Synchronous DRAM INFINEON Technologies 4 9.01 Functional Block Diagrams Block Diagram: 32M x4 SDRAM (12 / 11 / 2 addressing) Memory Array Bank 1 4096 x 2048 x 4 Bit Memory Array Bank 2 4096 x 2048 x 4 Bit Memory Array Bank 3 4096 x 2048 x 4 Bit SPB04122 Column Address Counter Row Decoder Memory Array Bank 0 4096 x 2048 x 4 Bit Row Decoder Row Decoder Row Decoder Row Address Buffer Column Address Buffer Refresh Counter A0 - A11, BA0, BA1 A0 - A9, A11, AP, BA0, BA1 Column Addresses Row Addresses Input Buffer Output Buffer DQ0 - DQ3 Control Logic & Timing Generator |
Similar Part No. - HYB39S128400CT-7.5 |
|
Similar Description - HYB39S128400CT-7.5 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |