74F169SC datasheet(2/8 Pages) NSC

Part #	74F169SC

Description	4-Stage Synchronous Bidirectional Counter

Download	8 Pages

Scroll/Zoom	100%

Manufacturer	NSC [National Semiconductor (TI)]

Direct Link	http://www.national.com

Logo

2 / 8 page

Connection Diagrams

Pin Assignment for

DIP SOIC and Flatpak

TLF9488 – 1

Pin Assignment

for LCC

TLF9488 – 2

Unit LoadingFan Out

54F74F

Pin Names

Description

UL

Input IIH IIL

HIGHLOW

Output IOH IOL

CEP

Count Enable Parallel Input (Active LOW)

1010

20 mA b06 mA

CET

Count Enable Trickle Input (Active LOW)

1020

20 mA b12 mA

CP

Clock Pulse Input (Active Rising Edge)

1010

20 mA b06 mA

P0–P3

Parallel Data Inputs

1010

20 mA b06 mA

PE

Parallel Enable Input (Active LOW)

1010

20 mA b06 mA

UD

Up-Down Count Control Input

1010

20 mA b06 mA

Q0–Q3

Flip-Flop Outputs

50333

b

1 mA20 mA

TC

Terminal Count Output (Active LOW)

50333

b

1 mA20 mA

Functional Description

The ’F169 uses edge-triggered J-K type flip-flops and has

no constraints on changing the control or data input signals

in either state of the clock The only requirement is that the

various inputs attain the desired state at least a setup time

before the rising edge of the clock and remain valid for the

recommended hold time thereafter The parallel load opera-

tion takes precedence over other operations as indicated in

the Mode Select Table When PE is LOW the data on the

P0–P3 inputs enters the flip-flops on the next rising edge of

the clock In order for counting to occur both CEP and CET

must be LOW and PE must be HIGH the UD input then

determines the direction of counting The Terminal Count

(TC) output is normally HIGH and goes LOW provided that

CET is LOW when a counter reaches zero in the Count

Down mode or reaches 15 for the ’F169 in the Count Up

mode The TC output state is not a function of the Count

Enable Parallel (CEP) input level Since the TC signal is de-

rived by decoding the flip-flop states there exists the possi-

bility of decoding spikes on TC For this reason the use of

TC as a clock signal is not recommended (see logic equa-

tions below)

1) Count Enable e CEP

CET PE

2) Up (’F169) TC e Q0 Q1 Q2 Q3 (Up) CET

3) Down TC e Q0 Q1 Q2 Q3 (Down) CET

2

Similar Part No. - 74F169SC

Manufacturer	Part #	Datasheet	Description
Fairchild Semiconductor	74F169SC	89Kb / 8P	4-Stage Synchronous Bidirectional Counter

More results

Similar Description - 74F169SC

Manufacturer	Part #	Datasheet	Description
Fairchild Semiconductor	74F169	89Kb / 8P	4-Stage Synchronous Bidirectional Counter
National Semiconductor ...	54AC169	183Kb / 10P	4-Stage Synchronous Bidirectional Counter
Fairchild Semiconductor	74AC169	103Kb / 8P	4-Stage Synchronous Bidirectional Counter
Texas Instruments	54ACT169	213Kb / 11P	[Old version datasheet] 4-Stage Synchronous Bidirectional Counter
NXP Semiconductors	74F569	130Kb / 14P	4-bit bidirectional binary synchronous counter 3-State 1996 Jan 05
STMicroelectronics	M74HC40103	662Kb / 16P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER
Micrel Semiconductor	SY100S336	149Kb / 9P	4-STAGE COUNTER/ SHIFT REGISTER
National Semiconductor ...	F100136	234Kb / 10P	4-Stage Counter/Shift Register
Micrel Semiconductor	SY100S336	126Kb / 10P	4-STAGE COUNTER/SHIFT REGISTER
ON Semiconductor	SN54-74LS390	71Kb / 5P	DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER

More results

74F169SC Datasheet(PDF) 2 Page - National Semiconductor (TI)

74F169SC Datasheet(HTML) 2 Page - National Semiconductor (TI)

Similar Part No. - 74F169SC

Similar Description - 74F169SC

Html Pages

1 2 3 4 5 6 7 8

Datasheet Download

Link URL