Electronic Components Datasheet Search |
|
TSA7887BRZ-REEL Datasheet(PDF) 7 Page - Silicon Laboratories |
|
TSA7887BRZ-REEL Datasheet(HTML) 7 Page - Silicon Laboratories |
7 / 21 page TSA7887 TSA7887 Rev. 1.0 Page 7 PIN FUNCTIONS PIN LABEL DESCRIPTION 1 CS Chip Select: As an active low logic input signal, the CS input provides the dual function of initiating TSA7887 conversions as well as framing the serial data transfer. When the TSA7887 is operated in Mode 1(its default power management mode), the CS pin also acts as the shutdown pin in that the TSA7887 is powered-down when the CS pin is logic high. 2 VDD Power Supply Voltage: The TSA7887’s VDD range +2.7V to +5.25V. In two-channel operation, the VDD pin also serves as the TSA7887’s voltage reference source during conversions. For optimal performance, the VDD pin should be bypassed to GND with a 10-µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor. 3 GND Analog Ground Pin: The GND pin is the ground reference point for all TSA7887 internal circuitry. In systems with separate AGND and DGND planes, the TSA7887’s GND pin should be connected to the AGND plane. 4 AIN1/VREF Analog Input Channel 1/External VREF Input: In single-channel mode, the AIN1/VREF pin is configured as VREFIN/OUT. In this mode, the TSA7887’s internal 2.5V reference can be accessed or an external reference can be applied to this pin thereby overriding the internal reference. The reference voltage range for an externally-applied reference is 1.2V to VDD. In two-channel mode, the AIN1/VREF pin operates as a second analog input channel, AIN1. The input voltage range on AIN1 is 0 to VDD. 5 AIN0 Analog Input Channel 0: In single-channel operation, AIN0 is the TSA7887’s analog input with an input voltage range of 0V to VREF. In two-channel operation, the AIN0 pin exhibits an analog input range of 0V to VDD. 6 DIN Serial Data Input: Serial data to be loaded into the TSA7887’s control register is applied at the DIN pin. Serial data is loaded into the ADC from the host processor on low-to-high SCLK transitions (see the Control Register section for additional information). Configuring the TSA7887 as a single-channel, read-only ADC can be achieved by hard-wiring the DIN pin to GND or by applying a logic LOW at all times at the DIN pin. 7 DOUT Serial Data Output: The TSA7887’s conversion result is available on this pin. Serial data is transferred out of the TS7887 on high-to low transitions of SCLK. The 12-bit conversion result is comprised of four leading zeros followed by the 12 bits of conversion data formatted MSB first. Thus, a total of 16 SCLK high-to-low transitions transfers the conversion result to the host processor as shown in the corresponding timing diagram of Figure 14. 8 SCLK Serial-Clock Input: SCLK is used for (3) purposes: a) to load serial data from the host processor into the TSA7887’s control register on low-to-high SCLK transitions; b) to transfer the 12-bit conversion result to the host processor on high-to-low SCLK transitions; and c) to control the TSA7887’s conversion process. |
Similar Part No. - TSA7887BRZ-REEL |
|
Similar Description - TSA7887BRZ-REEL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |