Electronic Components Datasheet Search

Delete All
ON OFF
 ALLDATASHEET.COM Part #DescriptionMarking X

## CDCM6208V1FRGZR Datasheet(PDF) 38 Page - Texas Instruments

 Part # CDCM6208V1FRGZR Description 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers Download 87 Pages Scroll/Zoom 100% Manufacturer TI1 [Texas Instruments] Direct Link http://www.ti.com Logo

## CDCM6208V1FRGZR Datasheet(HTML) 38 Page - Texas Instruments

 38 / 87 pageCDCM6208V1FSCAS943 – MAY 2015www.ti.comWhen the output frequency plan calls for the use of some output dividers as fractional values, the following stepsare needed to calculate the closest achievable frequencies for those using fractional output dividers and thefrequency errors (difference between the desired frequency and the closest achievable frequency).•Based on system needs, decide the frequencies that need to have best possible jitter performance.•Once decided, these frequencies need to be placed on integer output dividers.•Then a frequency plan for these frequencies with strict jitter requirements can be worked out using thecommon divisor algorithm.•Once the integer divider plans are worked out, the PLL settings (including VCO frequency, feedback divider,input divider and prescaler divider) can be worked out to map the input frequency to the frequency out of theprescaler divider.•Then calculate the fractional divider values (whose values must be greater than 2) that are needed to supportthe output frequencies that are not part of the common frequency plan from the common divisor algorithmalready worked out.•For each fractional divider value, try to represent the fractional portion in a 20 bit binary scheme, where thefirst fractional bit is represented as 0.5, the second fractional bit is represented as 0.25, third fractional bit isrepresented as 0.125 and so on. Continue this process until the entire 20 bit fractional binary word isexhausted.•Once exhausted, the fraction can be calculated as a cumulative sum of the fractional bit x fractional value ofthe fractional bit. Once this is done, the closest achievable output frequency can be calculated with themathematical function of the frequency out of the prescaler divider divided by the achievable fractionaldivider.•The frequency error can then be calculated as the difference between the desired frequency and the closestachievable frequency.10.5 Programming10.5.1 Writing to the CDCM6208V1FTo initiate a SPI data transfer, the host asserts the SCS (serial chip select) pin low. The first rising edge of theclock signal (SCL) transfers the bit presented on the SDI pin of the CDCM6208V1F. This bit signals if a read(first bit high) or a write (first bit low) will transpire. The SPI port shifts data to the CDCM6208V1F with eachrising edge of SCL. Following the W/R bit are 4 fixed bits followed by 11 bits that specify the address of thetarget register in the register file. The 16 bits that follow are the data payload. If the host sends an incompletemessage, (i.e. the host de-asserts the SCS pin high prior to a complete message transmission), then theCDCM6208V1F aborts the transfer, and device makes no changes to the register file or the hardware. Figure 32shows the format of a write transaction on the CDCM6208V1F SPI port. The host signals the CDCM6208V1F ofthe completed transfer and disables the SPI port by de-asserting the SCS pin high.38Submit Documentation FeedbackCopyright © 2015, Texas Instruments IncorporatedProduct Folder Links: CDCM6208V1F

## Similar Part No. - CDCM6208V1FRGZR

 Manufacturer Part # Datasheet Description Texas Instruments CDCM6208V1HRGZR 2Mb / 92P [Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers CDCM6208V1RGZR 2Mb / 78P [Old version datasheet]   2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS CDCM6208V1RGZR 2Mb / 92P [Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers CDCM6208V1RGZT 2Mb / 78P [Old version datasheet]   2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS CDCM6208V1RGZT 2Mb / 92P [Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
More results

## Similar Description - CDCM6208V1FRGZR

 Manufacturer Part # Datasheet Description Texas Instruments CDCM6208 2Mb / 89P [Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers CDCM6208 2Mb / 92P [Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers CDCM6208 2Mb / 78P [Old version datasheet]   2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS CDCM6208V2G 2Mb / 88P [Old version datasheet]   CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers Analog Devices AD9523 1,011Kb / 60P Jitter Cleaner and Clock Generator AD9524 973Kb / 56P Jitter Cleaner and Clock Generator Texas Instruments LMK04100 1Mb / 52P [Old version datasheet]   Family Clock Jitter Cleaner CDCE62002 1Mb / 49P [Old version datasheet]   Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs LMK04100 588Kb / 46P [Old version datasheet]   Clock Jitter Cleaner with Cascaded PLLs LMK04803 2Mb / 139P [Old version datasheet]   Low-Noise Clock Jitter Cleaner
More results