Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CDCM6208V1FRGZR Datasheet(PDF) 17 Page - Texas Instruments

Click here to check the latest version.
Part No. CDCM6208V1FRGZR
Description  2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCM6208V1FRGZR Datasheet(HTML) 17 Page - Texas Instruments

Back Button CDCM6208V1FRGZR Datasheet HTML 13Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 14Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 15Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 16Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 17Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 18Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 19Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 20Page - Texas Instruments CDCM6208V1FRGZR Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 87 page
background image
CDCM6208V1F
www.ti.com
SCAS943 – MAY 2015
8.21 Worst Case Current Consumption
VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 3.45 V, TA = T-40°C to 85°C, Output Types = maximum
swing, all blocks including duty cycle correction and fractional divider enabled and operating at maximum operation
BLOCK
CONDITION
CURRENT CONSUMPTION
TYP / MAX
All conditions over PVT, AC coupled outputs with all outputs
terminated, device configuration:
Device Settings (V2)
1.
PRI input enabled, set to LVDS mode
2.
SEC input XTAL
3.
Input bypass off, PRI only sent to PLL
4.
Reference clock 30.72 MHz
5.
PRI input divider set to 1
6.
Reference input divider set to 1
7.
Charge Pump Current = 2.5 mA
1.8 V: 310 mA / +21% (excl term)
Total Device, CDCM6208V1F
8.
VCO Frequency = 3.072 GHz
3.3 V: 318 mA / +21% (excl term)
9.
PS_A = PS_B divider ration = 4
10. Feedback divider ratio = 25
11. Output divider ratio = 5
12. Fractional divider pre-divider = 2
13. Fractional divider core input frequency = 384 MHz
14. Fractional divider value = 3.84, 5.76, 3.072, 7.68
15. CML outputs selected for CH0-3 (153.6 MHz)
LVDS outputs selected for CH4-7 (100MHz, 66.66 MHz, 125
MHz, 50 MHz)
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: CDCM6208V1F


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn