Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

54AC74 Datasheet(PDF) 1 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. 54AC74
Description  Dual D-Type Positive Edge-Triggered Flip-Flop
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

54AC74 Datasheet(HTML) 1 Page - National Semiconductor (TI)

  54AC74 Datasheet HTML 1Page - National Semiconductor (TI) 54AC74 Datasheet HTML 2Page - National Semiconductor (TI) 54AC74 Datasheet HTML 3Page - National Semiconductor (TI) 54AC74 Datasheet HTML 4Page - National Semiconductor (TI) 54AC74 Datasheet HTML 5Page - National Semiconductor (TI) 54AC74 Datasheet HTML 6Page - National Semiconductor (TI) 54AC74 Datasheet HTML 7Page - National Semiconductor (TI) 54AC74 Datasheet HTML 8Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
54AC74/54ACT74
Dual D-Type Positive Edge-Triggered Flip-Flop
General Description
The ’AC/’ACT74 is a dual D-type flip-flop with Asynchronous
Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on the
positive edge of the clock pulse. Clock triggering occurs at a
voltage level of the clock pulse and is not directly related to
the transition time of the positive-going pulse. After the Clock
Pulse input threshold voltage has been passed, the Data
input is locked out and information present will not be trans-
ferred to the outputs until the next rising edge of the Clock
Pulse input.
Asynchronous Inputs:
LOW input to S
D (Set) sets Q to HIGH level
LOW input to C
D (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on C
D and SD makes both Q and Q
HIGH
Features
n
I
CC reduced by 50%
n
Output source/sink 24 mA
n
’ACT74 has TTL-compatible inputs
n
Standard Microcircuit Drawing (SMD)
— ’AC74: 5962-88520
— ’ACT74: 5962-87525
n
54AC74 now qualified to 300Krad RHA designation,
refer to the SMD for more information
Logic Symbols
10026601
IEEE/IEC
10026603
10026602
Pin Names
Description
D
1,D2
Data Inputs
CP
1,CP2
Clock Pulse Inputs
C
D1,CD2
Direct Clear Inputs
S
D1,SD2
Direct Set Inputs
Q
1,Q1,Q2,Q2
Outputs
FACT® is a registered trademark of Fairchild Semiconductor Corporation.
July 2003
© 2003 National Semiconductor Corporation
DS100266
www.national.com


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn