Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

5474 Datasheet(PDF) 1 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. 5474
Description  Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
Download  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo 

5474 Datasheet(HTML) 1 Page - National Semiconductor (TI)

   
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
TLF6526
June 1989
5474DM5474DM7474
Dual Positive-Edge-Triggered D Flip-Flops
with Preset Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs The informa-
tion on the D input is accepted by the flip-flops on the posi-
tive going edge of the clock pulse The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs
Features
Y
Alternate MilitaryAerospace device (5474) is available
Contact a National Semiconductor Sales OfficeDistrib-
utor for specifications
Connection Diagram
Dual-In-Line Package
TLF6526 – 1
Order Number 5474DMQB 5474FMQB DM5474J DM5474W DM7474M or DM7474N
See NS Package Number J14A M14A N14A or W14B
Function Table
Inputs
Outputs
PR
CLR
CLK
D
Q
Q
LH
X
X
H
L
HL
X
X
L
H
LL
X
X
H
H
HH
u
HH
L
HH
u
LL
H
HH
L
X
Q0
Q0
H e High Logic Level
X e Either Low or High Logic Level
L e Low Logic Level
u e Positive-going transition of the clock
e
This configuration is nonstable that is it will not persist when either the preset andor clear
inputs return to their inactive (high) level
Q0 e The output logic level of Q before the indicated input conditions were established
C1995 National Semiconductor Corporation
RRD-B30M105Printed in U S A


Html Pages

1  2  3  4  5  6 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn