Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PDSP16510AMAAC1R Datasheet(PDF) 8 Page - Mitel Networks Corporation

Part # PDSP16510AMAAC1R
Description  Stand Alone FFT Processor
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

PDSP16510AMAAC1R Datasheet(HTML) 8 Page - Mitel Networks Corporation

Back Button PDSP16510AMAAC1R Datasheet HTML 4Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 5Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 6Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 7Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 8Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 9Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 10Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 11Page - Mitel Networks Corporation PDSP16510AMAAC1R Datasheet HTML 12Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 23 page
background image
PDSP16510A MA
8
complete or DAV will never go active. See the section on
multiple device operation.
LOADING DATA
Data loading is controlled by three signals; DIS an input
strobe, INEN a load enable, and LFLG an output flag. Detailed
timing information is given in Table 1. Once sufficient data has
been acquired, a transform will automatically commence. This
is normally after a complete block has been loaded, except
when a single device is performing overlapped transforms of
256 points or less. With 75% overlapping, transforms will
commence after 25% of a new block has been loaded, and
with 50% overlapping transforms commence after 50% of the
data has been loaded. The remainder of the block is provided
by data already stored in the internal RAM.
The data strobe is used to load data into the internal
workspace RAM, and data must meet the specified set up and
hold times with respect to its rising edge. This strobe can be
asynchronous to the system clock used internally, and the
device will perform the necessary internal synchronisation.
DIS can be a continuous input since the device only loads data
when an input enabling signal is active.
An internal synchronisation interval is necessary be-
tween the last sample being loaded with the DIS strobe and
transforms being started with the system clock. This can be up
to twelve system clock periods when data transfers and
transforms are overlapped. The transform times given later in
Table 4 are maximum values, and include these twelve
periods.
The way in which the INEN signal controls data loading
is dependent on whether a single or multiple device is to be
implemented, and the status of Control Register Bit 12.
When Bit12 is set in a SINGLE device system the INEN
signal is simply used as an enable for the DIS strobes. When
INEN is low, and provided the relevant set up and hold times
have been satisfied, data will be loaded with the rising edge of
the DIS strobe. If no gaps occur within the incoming data,
INEN can be tied permanently low, provided that the sampling
rate has been chosen such that transforms are completed
before a new block of data is loaded. For transforms of less
than 1024 points, data will then be continually processed
without any loss of information. In the 1024 point modes the
device will cease loading data when 1024 samples have been
loaded, and even if INEN remains low no more data will be
accepted until the previous results have been dumped.
In a multiple device system an edge is ALWAYS needed
to commence a load operation, and Bit 12 has a different
purpose. The edge is provided by INEN going low. Loading
will cease when a complete block (or group of blocks with
multiple concurrent transforms) of data has been loaded, even
if INEN remains low. INEN must go high at some point after the
minimum hold time has been satisfied, and then return low
AFTER ALL DATA HAS BEEN LOADED, before a new load
operation can commence. Low going edges which occur
before all data has been loaded will be ignored.
The INEN edge mode is actually provided for the correct
operation of multiple device systems, but if Bit 12 in the Control
Register is reset in the SINGLE device mode, the edge
activated operation will still be possible. With all but 256 point
complex transforms, the single device edge mode of operation
is identical to that of a multiple device system. With 256 point
transforms, and their concurrent derivatives, the location of
the low going edge in the data steam is dependent on the
amount of block overlapping. The low going edge transition
must be provided after 64 samples have been loaded with
75% overlapping, and after 128 samples have been loaded
with 50% overlapping. With no overlapping the edge must be
provided after 256 samples have been loaded.
In a single device system with Bit 12 set, INEN can be
taken high to inhibit the load operation when gaps occur in the
data stream. In the INEN edge activated mode gaps in the
data stream can only be accommodated if the DIS clock is
externally inhibited. Taking INEN high will not inhibit the
loading of data in this mode.
With gaps in the data stream the peak sampling rates can
be higher than continuous sampling rates. When data loading
is not coincident with transform operations the peak rate can
equal that of the system clock, otherwise it is reduced by the
factor, F, given on the opposite page.
When Control Register Bit 12 is set in any multiple device
mode, the DEF high going edge will also initiate a load
operation after it has been internally synchronised to the rising
DIS edge. If the first device in a multiple device system is
programmed in this manner, the transform sequence will
automatically start when DEF goes in-active. The other de-
vices need the INEN edge as usual, and must have Bit 12
reset. A fuller explanation of the use of Bit 12 in a multiple
device mode is given in the section on I/O In Multiple Device
Systems. Note that the use of Bit 12 in a single device system
( Control Register Bits 10:9 = 00) is completely different to its
use in a multiple device mode.
The LFLG output goes active in response to the DIS rising
edge used to load the first data sample, and indicates that a
load operation is occurring. In an edge activated system the
LFLG output will go high as the result of the first high going DIS
edge after INEN has gone low. In the simple INEN enabling
mode, internal logic counts the number of valid inputs and
detects when the programmed block length has been
reached.
LFLG then goes low and will go high again in
response to the next valid DIS strobe. LFLG will go low when
DEF is active and will go high in response to the first INEN
enabled DIS edge after DEF has gone in- active.
The active going LFLG edge does not normally have any
system significance, but in the block overlapping modes the
in-active going edge will occur when 50% or 75% of the data
has been loaded. By driving the INEN input on one device with
the LFLG output from a previous device, this edge can be used
to partition data between several devices in a multiple device
system. It can also be used to provide an address marker for
a user defined input buffer, when executing 1024 point trans-
forms with a single device. It is not needed, however, when the
input buffer is provided by the PDSP16540.
DUMPING DATA
Data output is controlled by an asynchronous output
strobe [DOS], a dump enable signal [DEN], and a Data
Available signal [DAV]. The DAV signal is used to indicate that
the internal output buffer contains transformed data, and the
DEN input is used to control the outputing of that data. The
output buffer within the device is clocked by the DOS input,
and must be primed with four DOS strobes once a transform
is complete in order to transfer data to the output pins. DAV will


Similar Part No. - PDSP16510AMAAC1R

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
PDSP16510AMAAC1R ZARLINK-PDSP16510AMAAC1R Datasheet
190Kb / 24P
   Stand Alone FFT Processor
More results

Similar Description - PDSP16510AMAAC1R

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
PDSP16515A ZARLINK-PDSP16515A Datasheet
173Kb / 25P
   Stand Alone FFT Processor
PDSP16510AMA ZARLINK-PDSP16510AMA Datasheet
190Kb / 24P
   Stand Alone FFT Processor
logo
Mitel Networks Corporat...
PDSP16510A MITEL-PDSP16510A Datasheet
271Kb / 25P
   Stand Alone FFT Processor
PDSP16515A MITEL-PDSP16515A Datasheet
289Kb / 27P
   Stand Alone FFT Processor
logo
Zarlink Semiconductor I...
PDSP16510A ZARLINK-PDSP16510A Datasheet
181Kb / 23P
   Stand Alone FFT Processor
logo
Samsung semiconductor
S5D2510 SAMSUNG-S5D2510 Datasheet
267Kb / 32P
   stand-alone OSD Processor
logo
NXP Semiconductors
PCA8514 PHILIPS-PCA8514 Datasheet
322Kb / 64P
   Stand-alone OSD
1995 Nov 27
logo
VTI technologies
SCA121T VTI-SCA121T Datasheet
186Kb / 2P
   Stand Alone Inclinometer
logo
Altera Corporation
EPS448 ALTERA-EPS448 Datasheet
1Mb / 17P
   STAND-ALONE MICROSEQUENCER
logo
NXP Semiconductors
PCA8516 PHILIPS-PCA8516 Datasheet
403Kb / 64P
   Stand-alone OSD
1995 Mar 30
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com