MT9079 datasheet(13/54 Pages) MITEL

Part #	MT9079

Description	CMOS ST-BUS??FAMILY Advanced Controller for E1

Download	54 Pages

Scroll/Zoom	100%

Manufacturer	MITEL [Mitel Networks Corporation]

Direct Link	http://www.mitel.com

Logo

13 / 54 page

MT9079

4-249

1) by programming the SOFF7-0 bits to select the

desired throughput delay, which is indicated by

the

phase

status

word

bits

RxTS4-0

and

RxBC2-0.

2) by controlling the position of the F0i pulse with

respect to the received time slot zero position.

The

phase status word

bits RxTS4-0 and

RxBC2-0 will also indicate the delay in this

application.

With RDLY=1, the elastic buffer may underflow or

overflow. This is indicated by the RSLIP and RSLPD

status bits.

If RSLPD=0, the elastic buffer has

overflowed and a bit was lost; if RSLPD=1, a

underflow

condition

occurred

and

a

bit

was

repeated.

Framing Algorithm

The

MT9079

contains

three

distinct,

but

interdependent,

framing

algorithms.

These

algorithms are for basic frame alignment, signalling

multiframe

alignment

and

CRC-4

multiframe

alignment. Figure 6 is a state diagram that illustrates

these functions and how they interact.

After power-up the basic frame alignment framer will

search for a frame alignment signal (FAS) in the

PCM 30 receive bit stream. Once the FAS is

detected, the corresponding bit two of the non-frame

alignment signal (NFAS) is checked. If bit two of the

NFAS is zero a new search for basic frame alignment

is initiated. If bit two of the NFAS is one and the next

FAS is correct, the algorithm declares that basic

frame synchronization has been found (i.e., SYNC is

low).

Once

basic

frame

alignment

is

acquired

the

signalling and CRC-4 multiframe searches will be

initiated. The signalling multiframe algorithm will

align to the first multiframe alignment signal pattern

(MFAS = 0000) it receives in the most significant

nibble of channel 16 (MFSYNC = 0). Signalling

multiframing will be lost when two consecutive

multiframes are received in error.

The CRC-4 multiframe alignment signal is a 001011

bit sequence that appears in PCM 30 bit position one

of the NFAS in frames 1, 3, 5, 7, 9 and 11 (see Table

4). In order to achieved CRC-4 synchronization two

consecutive CRC-4 multiframe alignment signals

must be received without error (CRCSYN = 0). See

Figure 6 for a more detailed description of the

framing functions.

The MT9079 framing algorithm supports automatic

interworking of interfaces with and without CRC-4

processing capabilities. That is, if an interface with

CRC-4

capability,

achieves

valid

basic

frame

alignment, but does not achieve CRC-4 multiframe

alignment by the end of a predefined period, the

distant end is considered to be a non-CRC-4

interface. When the distant end is a non-CRC-4

interface, the near end automatically suspends

receive CRC-4 functions, continues to transmit

CRC-4 data to the distant end with its E-bits set to

zero, and provides a status indication. Naturally, if

the

distant

end

initially

achieves

CRC-4

synchronization, CRC-4 processing will be carried

out by both ends. This feature is selected when

control bit AUTC = 0. See Figure 6 for more details.

Notes for Figure 6:

1) The basic frame alignment, signalling multiframe

alignment,

and

CRC-4

multiframe

alignment

functions operate in parallel and are independent.

2)

The receive channel associated signalling bits

and signalling multiframe alignment bit will be frozen

when multiframe alignment is lost.

3)

Manual re-framing of the receive basic frame

alignment

and

signalling

multiframe

alignment

functions can be performed at any time.

4) The transmit RAI bit will be one until basic frame

alignment is established, then it will be zero.

5)

E-bits can be optionally set to zero until the

equipment interworking relationship is established.

When this has been determined one of the following

will take place:

a) CRC-to-non-CRC operation - E-bits = 0,

b) CRC-to-CRC operation - E-bits as per G.704 and

I.431.

6) All manual re-frames and new basic frame

alignment searches start after the current frame

alignment signal position.

7) After basic frame alignment has been achieved,

loss of frame alignment will occur any time three

consecutive incorrect FAS or NFAS are received.

Loss of basic frame alignment will reset the complete

framing algorithm.

Similar Part No. - MT9079

Manufacturer	Part #	Datasheet	Description
Marktech Corporate	MT907-PRSS	106Kb / 1P	Visible Light Emitting Diode
Mitel Networks Corporat...	MT90710	113Kb / 12P	High-Speed Isochronous Multiplexer
Mitel Networks Corporat...	MT90710AP	113Kb / 12P	High-Speed Isochronous Multiplexer
Zarlink Semiconductor I...	MT9072	3Mb / 275P	Octal T1/E1/J1 Framer
Zarlink Semiconductor I...	MT9072AB	3Mb / 275P	Octal T1/E1/J1 Framer

More results

Similar Description - MT9079

Manufacturer	Part #	Datasheet	Description
Mitel Networks Corporat...	MT8952B-1	170Kb / 27P	ISO-CMOS ST-BUS??FAMILY HDLC Protocol Controller
Mitel Networks Corporat...	MT8952B	397Kb / 22P	ISO-CMOS ST-BUS??FAMILY HDLC Protocol Controller
Zarlink Semiconductor I...	MT9171	401Kb / 25P	ISO2-CMOS ST-BUS FAMILY
Mitel Networks Corporat...	MT8941	246Kb / 18P	CMOS ST-BUS??FAMILY Advanced T1/CEPT Digital Trunk PLL
	MT8941B	131Kb / 22P	CMOS ST-BUS??FAMILY Advanced T1/CEPT Digital Trunk PLL
	MT89L80	75Kb / 15P	CMOS ST-BUS??FAMILY Digital Switch
	MT8920B	534Kb / 24P	ISO-CMOS ST-BUS??FAMILY ST-BUS Parallel Access Circuit
	MT8920B-1	215Kb / 29P	ISO-CMOS ST-BUS??FAMILY ST-BUS Parallel Access Circuit
	MT89L85	134Kb / 20P	CMOS ST-BUS??FAMILY Enhanced Digital Switch
	MT8985	345Kb / 18P	CMOS ST-BUS??FAMILY Enhanced Digital Switch

More results

MT9079 Datasheet(PDF) 13 Page - Mitel Networks Corporation

MT9079 Datasheet(HTML) 13 Page - Mitel Networks Corporation

Similar Part No. - MT9079

Similar Description - MT9079

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL