Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MT48LC8M16A2FC-75L Datasheet(PDF) 28 Page - Micron Technology

Part # MT48LC8M16A2FC-75L
Description  SYNCHRONOUS DRAM
Download  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRON [Micron Technology]
Direct Link  http://www.micron.com
Logo MICRON - Micron Technology

MT48LC8M16A2FC-75L Datasheet(HTML) 28 Page - Micron Technology

Back Button MT48LC8M16A2FC-75L Datasheet HTML 24Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 25Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 26Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 27Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 28Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 29Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 30Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 31Page - Micron Technology MT48LC8M16A2FC-75L Datasheet HTML 32Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 59 page
background image
28
128Mb: x4, x8, x16 SDRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MSDRAM_E.p65 – Rev. E; Pub. 1/02
©2001, Micron Technology, Inc.
128Mb: x4, x8, x16
SDRAM
TRUTH TABLE 2 – CKE
(Notes: 1-4)
CKEn-1 CKEn
CURRENT STATE
COMMANDn
ACTIONn
NOTES
L
L
Power-Down
X
Maintain Power-Down
Self Refresh
X
Maintain Self Refresh
Clock Suspend
X
Maintain Clock Suspend
L
H
Power-Down
COMMAND INHIBIT or NOP
Exit Power-Down
5
Self Refresh
COMMAND INHIBIT or NOP
Exit Self Refresh
6
Clock Suspend
X
Exit Clock Suspend
7
H
L
All Banks Idle
COMMAND INHIBIT or NOP
Power-Down Entry
All Banks Idle
AUTO REFRESH
Self Refresh Entry
Reading or Writing
VALID
Clock Suspend Entry
H
H
See Truth Table 3
NOTE: 1. CKE
n is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge n.
3. COMMAND
n is the command registered at clock edge n, and ACTIONn is a result of COMMANDn.
4. All states and sequences not shown are illegal or reserved.
5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1
(provided that tCKS is met).
6. Exiting self refresh at clock edge n will put the device in the all banks idle state once tXSR is met. COMMAND INHIBIT
or NOP commands should be issued on any clock edges occurring during the tXSR period. A minimum of two NOP
commands must be provided during tXSR period.
7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at
clock edge n + 1.


Similar Part No. - MT48LC8M16A2FC-75L

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC8M16A2 MICRON-MT48LC8M16A2 Datasheet
115Kb / 4P
   SYNCHRONOUS DRAM
MT48LC8M16A2TG MICRON-MT48LC8M16A2TG Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
MT48LC8M16A2TG MICRON-MT48LC8M16A2TG Datasheet
4Mb / 55P
   SYNCHRONOUS DRAM
MT48LC8M16A2TG-6A MICRON-MT48LC8M16A2TG-6A Datasheet
115Kb / 4P
   SYNCHRONOUS DRAM
More results

Similar Description - MT48LC8M16A2FC-75L

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC64M4A2 MICRON-MT48LC64M4A2 Datasheet
1Mb / 62P
   SYNCHRONOUS DRAM
MT48LC32M4A1 MICRON-MT48LC32M4A1 Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
logo
Eorex Corporation
EM482M3244VTB EOREX-EM482M3244VTB_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM488M1644VTG EOREX-EM488M1644VTG_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM48AM1684VBE EOREX-EM48AM1684VBE_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM484M1644VTC EOREX-EM484M1644VTC_15 Datasheet
199Kb / 17P
   Synchronous DRAM
EM484M1644VTD EOREX-EM484M1644VTD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM488M3244VBD EOREX-EM488M3244VBD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
logo
Alliance Semiconductor ...
AS4C4M16SA ALSC-AS4C4M16SA Datasheet
1Mb / 54P
   Synchronous DRAM
logo
Micron Technology
MT48LC16M4A2 MICRON-MT48LC16M4A2 Datasheet
1Mb / 55P
   SYNCHRONOUS DRAM
MT48LC1M16A1 MICRON-MT48LC1M16A1 Datasheet
1Mb / 51P
   SYNCHRONOUS DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com