Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

MT55L512L18P Datasheet(PDF) 3 Page - Micron Technology

Part No. MT55L512L18P
Description  8Mb ZBT SRAM
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICRON [Micron Technology]
Homepage  http://www.micron.com
Logo 

MT55L512L18P Datasheet(HTML) 3 Page - Micron Technology

 
Zoom Inzoom in Zoom Outzoom out
 3 / 30 page
background image
3
8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT55L512L18P_2.p65 – Rev. 6/01
©2001, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
PIPELINED ZBT SRAM
addresses can be internally generated as controlled by
the burst advance pin (ADV/LD#). Use of burst mode
is optional. It is allowable to give an address for each
individual READ and WRITE cycle. BURST cycles wrap
around after the fourth access from a base address.
To allow for continuous, 100 percent use of the data
bus, the pipelined ZBT SRAM uses a LATE LATE WRITE
cycle. For example, if a WRITE cycle begins in clock cycle
one, the address is present on rising edge one. BYTE
WRITEs need to be asserted on the same cycle as the
address. The data associated with the address is required
two cycles later, or on the rising edge of clock cycle three.
Address and write control are registered on-chip to
simplify WRITE cycles. This allows self-timed WRITE
cycles. Individual byte enables allow individual bytes to
be written. During a BYTE WRITE cycle, BWa# controls
DQa pins; BWb# controls DQb pins; BWc# controls
DQc pins; and BWd# controls DQd pins. Cycle types
can only be defined when an address is loaded, i.e.,
when ADV/LD# is LOW. Parity/ECC bits are only
available on the x36 version.
Micron’s 8Mb ZBT SRAMs operate from a +3.3V VDD
power supply, and all inputs and outputs are LVTTL-
compatible. Users can choose either a 2.5V or 3.3V I/O
version. The device is ideally suited for systems requir-
ing high bandwidth and zero bus turnaround delays.
Please refer to Micron’s Web site (www.micron.com/
datasheets) for the latest data sheet.
GENERAL DESCRIPTION
The Micron® Zero Bus Turnaround(ZBT®) SRAM
family employs high-speed, low-power CMOS designs
using an advanced CMOS process.
Micron’s 8Mb ZBT SRAMs integrate a 512K x 18,
256K x 32, or 256K x 36 SRAM core with advanced
synchronous peripheral circuitry and a 2-bit burst
counter. These SRAMs are optimized for 100 percent
bus utilization, eliminating any turnaround cycles for
READ to WRITE, or WRITE to READ, transitions. All
synchronous inputs pass through registers controlled
by a positive-edge-triggered single clock input (CLK).
The synchronous inputs include all addresses, all data
inputs, chip enable (CE#), two additional chip enables
for easy depth expansion (CE2, CE2#), cycle start input
(ADV/LD#), synchronous clock enable (CKE#), byte
write enables (BWa#, BWb#, BWc#, and BWd#), and
read/write (R/W#).
Asynchronous inputs include the output enable
(OE#, which may be tied LOW for control signal mini-
mization), clock (CLK), and snooze enable (ZZ, which
may be tied LOW if unused). There is also a burst mode
pin (MODE) that selects between interleaved and linear
burst modes. MODE may be tied HIGH, LOW, or left
unconnected if burst is unused. The data-out (Q),
enabled by OE#, is registered by the rising edge of CLK.
WRITE cycles can be from one to four bytes wide as
controlled by the write control inputs.
All READ, WRITE, and DESELECT cycles are initi-
ated by the ADV/LD# input. Subsequent burst


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
MT55L512L18P8Mb ZBT SRAM 1 2 3 4 5 MoreMicron Technology
DS3065W3.3V Single-Piece 8Mb Nonvolatile SRAM with Clock 1 2 3 4 5 MoreMaxim Integrated Products
DS1265W3.3V 8Mb Nonvolatile SRAM 1 2 3 4 5 MoreDallas Semiconductor
IDT71V3548S256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O Burst Counter Pipelined Outputs 1 2 3 4 5 MoreIntegrated Device Technology
GS78108AB1M x 8 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology
GS78108B1M x 8 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology
DS2065W3.3V Single-Piece 8Mb Nonvolatile SRAM 1 2 3 4 5 MoreMaxim Integrated Products
GS78116AB512K x 16 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology
N08L083WC2C8Mb Ultra-Low Power Asynchronous CMOS SRAM 1024K × 8 bit 1 2 3 4 5 MoreNanoAmp Solutions, Inc.
GS78116B512K x 16 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn