Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

MT55L512L18P Datasheet(PDF) 18 Page - Micron Technology

Part No. MT55L512L18P
Description  8Mb ZBT SRAM
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICRON [Micron Technology]
Homepage  http://www.micron.com
Logo 

MT55L512L18P Datasheet(HTML) 18 Page - Micron Technology

Zoom Inzoom in Zoom Outzoom out
 18 / 30 page
background image
18
8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT55L512L18P_2.p65 – Rev. 6/01
©2001, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
PIPELINED ZBT SRAM
TRUTH TABLE
(Notes 5-10)
ADDRESS
ADV/
OPERATION
USED
C E # CE2# C E 2 Z Z
L D # R/W# B W x O E # CKE# C L K
D Q
NOTES
DESELECT Cycle
None
H
X
X
L
L
X
X
X
L
L-H High-Z
DESELECT Cycle
None
X
H
X
L
L
X
X
X
L
L-H High-Z
DESELECT Cycle
None
X
X
L
L
L
X
X
X
L
L-H High-Z
CONTINUE DESELECT Cycle
None
X
X
X
L
H
X
X
X
L
L-H High-Z
1
READ Cycle
External
L
L
H
L
L
H
X
L
L
L-H
Q
(Begin Burst)
READ Cycle
Next
X
X
X
L
H
X
X
L
L
L-H
Q
1, 11
(Continue Burst)
NOP/DUMMY READ
External
L
L
H
L
L
H
X
H
L
L-H High-Z
2
(Begin Burst)
DUMMY READ
Next
X
X
X
L
H
X
X
H
L
L-H High-Z
1, 2,
(Continue Burst)
11
WRITE Cycle
External
L
L
H
L
L
L
L
X
L
L-H
D
3
(Begin Burst)
WRITE Cycle
Next
X
X
X
L
H
X
L
X
L
L-H
D
1, 3,
(Continue Burst)
11
NOP/WRITE ABORT
None
L
L
H
L
L
L
H
X
L
L-H High-Z
2, 3
(Begin Burst)
WRITE ABORT
Next
X
X
X
L
H
X
H
X
L
L-H High-Z
1, 2,
(Continue Burst)
3, 11
IGNORE CLOCK EDGE
Current
X
X
X
L
X
X
X
X
H
L-H
4
(Stall)
SNOOZE MODE
None
X
X
X
H
X
X
X
X
X
X
High-Z
NOTE: 1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or
WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle
is executed first.
2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation.
A WRITE ABORT means a WRITE command is given, but no operation is performed.
3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off
the output drivers during a WRITE cycle. OE# may be used when the bus turn-on and turn-off times do not meet an
application’s requirements.
4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it
occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE
CLOCK EDGE cycle.
5. X means “Don’t Care.” H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#,
BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
6. BWa# enables WRITEs to Byte “a” (DQa pins); BWb# enables WRITEs to Byte “b” (DQb pins); BWc# enables WRITEs to
Byte “c” (DQc pins); BWd# enables WRITEs to Byte “d” (DQd pins).
7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
8. Wait states are inserted by setting CKE# HIGH.
9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth burst cycle.
11. The address counter is incremented for all CONTINUE BURST cycles.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
MT55L512L18P8Mb ZBT SRAM 1 2 3 4 5 MoreMicron Technology
DS3065W3.3V Single-Piece 8Mb Nonvolatile SRAM with Clock 1 2 3 4 5 MoreMaxim Integrated Products
DS1265W3.3V 8Mb Nonvolatile SRAM 1 2 3 4 5 MoreDallas Semiconductor
IDT71V3548S256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O Burst Counter Pipelined Outputs 1 2 3 4 5 MoreIntegrated Device Technology
GS78108AB1M x 8 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology
GS78108B1M x 8 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology
DS2065W3.3V Single-Piece 8Mb Nonvolatile SRAM 1 2 3 4 5 MoreMaxim Integrated Products
GS78116AB512K x 16 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology
N08L083WC2C8Mb Ultra-Low Power Asynchronous CMOS SRAM 1024K × 8 bit 1 2 3 4 5 MoreNanoAmp Solutions, Inc.
GS78116B512K x 16 8Mb Asynchronous SRAM 1 2 3 4 5 MoreGSI Technology

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn