Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MT48LC8M16A2FB-75 Datasheet(PDF) 8 Page - Micron Technology

Part # MT48LC8M16A2FB-75
Description  SYNCHRONOUS DRAM
Download  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRON [Micron Technology]
Direct Link  http://www.micron.com
Logo MICRON - Micron Technology

MT48LC8M16A2FB-75 Datasheet(HTML) 8 Page - Micron Technology

Back Button MT48LC8M16A2FB-75 Datasheet HTML 4Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 5Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 6Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 7Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 8Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 9Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 10Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 11Page - Micron Technology MT48LC8M16A2FB-75 Datasheet HTML 12Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 59 page
background image
8
128Mb: x4, x8, x16 SDRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MSDRAM_E.p65 – Rev. E; Pub. 1/02
©2001, Micron Technology, Inc.
128Mb: x4, x8, x16
SDRAM
PIN DESCRIPTIONS
TSOP PIN NUMBERS
SYMBOL
TYPE
DESCRIPTION
38
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input signals are
sampled on the positive edge of CLK. CLK also increments the internal
burst counter and controls the output registers.
37
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK
signal. Deactivating the clock provides PRECHARGE POWER-DOWN and
SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row
active in any bank) or CLOCK SUSPEND operation (burst/access in
progress). CKE is synchronous except after the device enters power-
down and self refresh modes, where CKE becomes asynchronous until
after exiting the same mode. The input buffers, including CLK, are
disabled during power-down and self refresh modes, providing low
standby power. CKE may be tied HIGH.
19
CS#
Input
Chip Select: CS# enables (registered LOW) and disables (registered HIGH)
the command decoder. All commands are masked when CS# is regis-
tered HIGH. CS# provides for external bank selection on systems with
multiple banks. CS# is considered part of the command code.
16, 17, 18
WE#, CAS#,
Input
Command Inputs: WE#, CAS#, and RAS# (along with CS#) define the
RAS#
command being entered.
39
x4, x8: DQM
Input
Input/Output Mask: DQM is an input mask signal for write accesses and
an output enable signal for read accesses. Input data is masked when
15, 39
x16: DQML,
DQM is sampled HIGH during a WRITE cycle. The output buffers are
DQMH
placed in a High-Z state (two-clock latency) when DQM is sampled HIGH
during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and
DQMH is DQM. On the x16, DQML corresponds to DQ0-DQ7 and DQMH
corresponds to DQ8-DQ15. DQML and DQMH are considered same state
when referenced as DQM.
20, 21
BA0, BA1
Input
Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE,
READ, WRITE, or PRECHARGE command is being applied.
23-26, 29-34, 22, 35
A0-A11
Input
Address Inputs: A0-A11 are sampled during the ACTIVE command (row-
address A0-A11) and READ/WRITE command (column-address A0-A9,
A11 [x4]; A0-A9 [x8]; A0-A8 [x16]; with A10 defining auto precharge) to
select one location out of the memory array in the respective bank. A10
is sampled during a PRECHARGE command to determine if all banks are
to be precharged (A10 [HIGH]) or bank selected by BA0, BA1 (A10
[LOW]). The address inputs also provide the op-code during a LOAD
MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 42,
DQ0-DQ15
x16: I/O Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, and 51 are
44, 45, 47, 48, 50, 51, 53
NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4).
2, 5, 8, 11, 44, 47, 50, 53
DQ0-DQ7
x8: I/O
Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4).
5, 11, 44, 50
DQ0-DQ3
x4: I/O
Data Input/Output: Data bus for x4.
40
NC
No Connect: These pins should be left unconnected.
36
NC
Address input (A12) for the 256Mb and 512Mb devices
3, 9, 43, 49
VDDQ
Supply DQ Power: Isolated DQ power on the die for improved noise immunity.
6, 12, 46, 52
VSSQ
Supply DQ Ground: Isolated DQ ground on the die for improved noise
immunity.
1, 14, 27
VDD
Supply Power Supply: +3.3V ±0.3V.
28, 41, 54
VSS
Supply Ground.


Similar Part No. - MT48LC8M16A2FB-75

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC8M16A2 MICRON-MT48LC8M16A2 Datasheet
115Kb / 4P
   SYNCHRONOUS DRAM
MT48LC8M16A2TG MICRON-MT48LC8M16A2TG Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
MT48LC8M16A2TG MICRON-MT48LC8M16A2TG Datasheet
4Mb / 55P
   SYNCHRONOUS DRAM
MT48LC8M16A2TG-6A MICRON-MT48LC8M16A2TG-6A Datasheet
115Kb / 4P
   SYNCHRONOUS DRAM
More results

Similar Description - MT48LC8M16A2FB-75

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC64M4A2 MICRON-MT48LC64M4A2 Datasheet
1Mb / 62P
   SYNCHRONOUS DRAM
MT48LC32M4A1 MICRON-MT48LC32M4A1 Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
logo
Eorex Corporation
EM482M3244VTB EOREX-EM482M3244VTB_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM488M1644VTG EOREX-EM488M1644VTG_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM48AM1684VBE EOREX-EM48AM1684VBE_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM484M1644VTC EOREX-EM484M1644VTC_15 Datasheet
199Kb / 17P
   Synchronous DRAM
EM484M1644VTD EOREX-EM484M1644VTD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM488M3244VBD EOREX-EM488M3244VBD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
logo
Alliance Semiconductor ...
AS4C4M16SA ALSC-AS4C4M16SA Datasheet
1Mb / 54P
   Synchronous DRAM
logo
Micron Technology
MT48LC16M4A2 MICRON-MT48LC16M4A2 Datasheet
1Mb / 55P
   SYNCHRONOUS DRAM
MT48LC1M16A1 MICRON-MT48LC1M16A1 Datasheet
1Mb / 51P
   SYNCHRONOUS DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com