Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MT48LC2M32B2 Datasheet(PDF) 35 Page - Micron Technology

Part # MT48LC2M32B2
Description  SYNCHRONOUS DRAM
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRON [Micron Technology]
Direct Link  http://www.micron.com
Logo MICRON - Micron Technology

MT48LC2M32B2 Datasheet(HTML) 35 Page - Micron Technology

Back Button MT48LC2M32B2 Datasheet HTML 31Page - Micron Technology MT48LC2M32B2 Datasheet HTML 32Page - Micron Technology MT48LC2M32B2 Datasheet HTML 33Page - Micron Technology MT48LC2M32B2 Datasheet HTML 34Page - Micron Technology MT48LC2M32B2 Datasheet HTML 35Page - Micron Technology MT48LC2M32B2 Datasheet HTML 36Page - Micron Technology MT48LC2M32B2 Datasheet HTML 37Page - Micron Technology MT48LC2M32B2 Datasheet HTML 38Page - Micron Technology MT48LC2M32B2 Datasheet HTML 39Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 53 page
background image
35
64Mb: x32 SDRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAMx32_5.p65 – Rev. B; Pub. 6/02
©2002, Micron Technology, Inc.
64Mb: x32
SDRAM
13. IDD specifications are tested after the device is prop-
erly initialized.
14. Timing actually specified by tCKS; clock(s) speci-
fied as a reference only at minimum cycle rate.
15. Timing actually specified by tWR plus tRP; clock(s)
specified as a reference only at minimum cycle rate.
16. Timing actually specified by tWR.
17. Required clocks are specified by JEDEC function-
ality and are not dependent on any timing param-
eter.
18. The IDD current will decrease as the CAS latency is
reduced. This is due to the fact that the maximum
cycle rate is slower as the CAS latency is reduced.
19. Address transitions average one transition every
two clocks.
20. CLK must be toggled a minimum of two times dur-
ing this period.
21. Based on tCK = 143 MHz for -7, 166 MHz for -6,
183 MHz for -55, and 200 MHz for -5.
22. VIH overshoot: VIH(MAX) = VDDQ + 1.2V for a pulse
width
≤ 3ns, and the pulse width cannot be greater
than one third of the cycle rate. VIL undershoot:
VIL(MIN) = -1.2V for a pulse width
≤ 3ns, and the
pulse width cannot be greater than one third of the
cycle rate.
23. The clock frequency must remain constant during
access or precharge states (READ, WRITE, includ-
ing tWR, and PRECHARGE commands). CKE may
be used to reduce the data rate.
24. Auto precharge mode only.
25. JEDEC and PC100 specify three clocks.
26. tCK = 7ns for -7, 6ns for -6, 5.5ns for -5.5, and
5ns for -5.
27. VDD(MIN) = 3.135V for -6, -55, and -5 speed grades.
28. Check factory for availability of specially screened
devices having tWR = 10ns. tWR = 1 tCK for 100 MHz
and slower (tCK = 10ns and higher) in manual
precharge.
NOTES
1.
All voltages referenced to VSS.
2.
This parameter is sampled. VDD, VDDQ = +3.3V;
f = 1 MHz, TA = 25°C; pin under test biased at 1.4V.
AC can range from 0pF to 6pF.
3.
IDD is dependent on output loading and cycle rates.
Specified values are obtained with minimum cycle
time and the outputs open.
4.
Enables on-chip refresh and address counters.
5.
The minimum specifications are used only to indi-
cate cycle time at which proper operation over the
full temperature range (0°C
≤ T
A
+70°C and
-40°C
≤ T
A
+85°C for IT parts) is ensured.
6.
An initial pause of 100µs is required after power-
up, followed by two AUTO REFRESH commands,
before proper device operation is ensured. (VDD
and VDDQ must be powered up simultaneously. VSS
and VSSQ must be at same potential.) The two
AUTO REFRESH command wake-ups should be
repeated any time the tREF refresh requirement is
exceeded.
7.
AC characteristics assume tT = 1ns.
8.
In addition to meeting the transition rate specifi-
cation, the clock and CKE must transit between VIH
and VIL (or between VIL and VIH) in a monotonic
manner.
9.
Outputs measured at 1.5V with equivalent load:
10. tHZ defines the time at which the output achieves
the open circuit condition; it is not a reference to
VOH or VOL. The last valid data element will meet
tOH before going High-Z.
11. AC timing and IDD tests have VIL = .25 and VIH = 2.75,
with timing referenced to 1.5V crossover point.
12. Other input signals are allowed to transition no
more than once in any two-clock period and are
otherwise at valid VIH or VIL levels.
Q
30pF


Similar Part No. - MT48LC2M32B2

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC2M32B2P-6A MICRON-MT48LC2M32B2P-6A Datasheet
3Mb / 80P
   SDR SDRAM MT48LC2M32B2 ??512K x 32 x 4 Banks
MT48LC2M32B2TG MICRON-MT48LC2M32B2TG Datasheet
3Mb / 80P
   SDR SDRAM MT48LC2M32B2 ??512K x 32 x 4 Banks
MT48LC2M32B2TG-7ITG MICRON-MT48LC2M32B2TG-7ITG Datasheet
3Mb / 80P
   SDR SDRAM MT48LC2M32B2 ??512K x 32 x 4 Banks
More results

Similar Description - MT48LC2M32B2

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC64M4A2 MICRON-MT48LC64M4A2 Datasheet
1Mb / 62P
   SYNCHRONOUS DRAM
MT48LC32M4A1 MICRON-MT48LC32M4A1 Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
logo
Eorex Corporation
EM482M3244VTB EOREX-EM482M3244VTB_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM488M1644VTG EOREX-EM488M1644VTG_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM48AM1684VBE EOREX-EM48AM1684VBE_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM484M1644VTC EOREX-EM484M1644VTC_15 Datasheet
199Kb / 17P
   Synchronous DRAM
EM484M1644VTD EOREX-EM484M1644VTD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM488M3244VBD EOREX-EM488M3244VBD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
logo
Alliance Semiconductor ...
AS4C4M16SA ALSC-AS4C4M16SA Datasheet
1Mb / 54P
   Synchronous DRAM
logo
Micron Technology
MT48LC16M4A2 MICRON-MT48LC16M4A2 Datasheet
1Mb / 55P
   SYNCHRONOUS DRAM
MT48LC1M16A1 MICRON-MT48LC1M16A1 Datasheet
1Mb / 51P
   SYNCHRONOUS DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com