ML6691 datasheet(3/10 Pages) MICRO-LINEAR | 100BASE-T MII-to-PMD Transceiver

Part No.	ML6691

Description	100BASE-T MII-to-PMD Transceiver

Download	10 Pages

Scroll/Zoom	100%

Manufacturer	MICRO-LINEAR [Micro Linear Corporation]

Direct Link	http://www.microlinear.com

Logo

3 / 10 page

ML6691

3

PIN DESCRIPTION (Continued)

PIN#

NAME

FUNCTION

20

RXCLK

Receive clock output. Continuous

25 MHz clock provides the timing

reference for the transfer of RXDV,

RXER, and RXD[3:0] to the MAC.

22

DCFR

Scrambler/descrambler disable. A

logic high on this input disables the

Stream Cipher scrambler/descrambler.

23

GND

Ground

24

LOCAL

Local/remote. A logic low on this input

places the ML6691 in remote mode, in

which the MII interface is disabled at

power on or after a reset operation.

When low, the isolate bit of the

Control register will be set upon power

up or reset.

25

RST

Reset. A logic high on this input resets

the Status and Control registers to their

default states.

26

CS

Chip select. A logic low is generated

on this output when the ML6691

detects an address match.

27

LPBK

Loopback. A logic low on this output

indicates the loopback function.

28

RXC

Receive symbol clock. A 25 MHz

clock input from the PMD layer. The

rising edge of RXC is used to sample

RSM[4:0].

PIN#

NAME

FUNCTION

29-33

RSM[4:0] Receive symbol data inputs. Symbol-

wide (encoded) data from the PMD

layer.

34

SD

Signal detect. A logic high on this

input indicates the presence of non-

quiet data. The internal signal, linkfail,

is enabled 330

µs after SD is asserted.

35-39

TSM[4:0] Transmit symbol data outputs. Symbol-

wide (encoded) data for transfer to the

PMD layer.

40

TXC

Transmit symbol clock input. Input

used to generate TXCLK. Use either a

25 MHz crystal or a 25 MHz clock

between TXC input and GND.

41

MDIO

Management data input/output. A

bi-directional signal used to transfer

control and status information

between the ML6691 and the MAC.

MDIO is synchronous to MDC.

42

MDC

Management data clock input. A low-

frequency aperiodic clock used as the

timing reference for transfer of

information on the MDIO signal.

Similar Part No. - ML6691

Manufacturer	Part No.	Datasheet	Description
Micro Linear Corporatio...	ML6692	325Kb / 21P	100BASE-TX Physical Layer with MII
	ML6692CH	325Kb / 21P	100BASE-TX Physical Layer with MII
	ML6692CQ	325Kb / 21P	100BASE-TX Physical Layer with MII
	ML6694	177Kb / 12P	100BASE-TX Physical Layer with 5-Bit Interface
	ML6694CH	177Kb / 12P	100BASE-TX Physical Layer with 5-Bit Interface

More results

Similar Description - ML6691

Manufacturer	Part No.	Datasheet	Description
Source Photonics, Inc.	FTM-C001R-LG	240Kb / 8P	100BASE-T Copper SFP Transceiver
Micrel Semiconductor	KSZ8041TL	436Kb / 65P	10Base-T/100Base-TX/100Base-FX Physical Layer Transceiver
Micrel Semiconductor	KSZ8041TL	396Kb / 58P	10Base-T/100Base-TX/100Base-FX Physical Layer Transceiver
Micro Linear Corporatio...	ML6697	331Kb / 16P	100BASE-TX Physical Layer with MII
	ML6692	325Kb / 21P	100BASE-TX Physical Layer with MII
	ML6673	183Kb / 8P	Fast Ethernet/FDDI TP-PMD Transceiver
Micrel Semiconductor	KS8721BL	317Kb / 35P	3.3V Single Power Supply 10/100BASE-TX/FX MII Physical Layer Transceiver
Cirrus Logic	CS8952	1Mb / 82P	CrystalLAN 100BASE-X and 10BASE-T Transceiver
Cirrus Logic	CS8952	826Kb / 81P	CrystalLAN 100BASE-X and 10BASE-T Transceiver
Micrel Semiconductor	KSZ8041NL	590Kb / 45P	10Base-T/100Base-TX Physical Layer Transceiver

More results

ML6691 Datasheet(PDF) 3 Page - Micro Linear Corporation

ML6691 Datasheet(HTML) 3 Page - Micro Linear Corporation

Similar Part No. - ML6691

Similar Description - ML6691

Html Pages

1 2 3 4 5 6 7 8 9 10

Datasheet Download

Link URL