![]() |
Electronic Components Datasheet Search |
|
TPS40140 Datasheet(PDF) 51 Page - Texas Instruments |
|
TPS40140 Datasheet(HTML) 51 Page - Texas Instruments |
51 / 71 page ![]() RT SW 3 1.058 R 1.33 (39.2 10 (f ) 7) 71.5 k - = ´ ´ ´ - = W ( ) ( ) OUT PH IN _ NORM PH PH SW OUT PH PH 2 3 3 2 2 2 V 1 D m m 1 N m m 1 I D D m 1 D m D N N L f I N N 12 D é ù ´ - + + æ ö æ ö æ ö æ ö = - ´ - + ´ + ´ - + ´ - ê ú ç ÷ ç ÷ ç ÷ ç ÷ ´ ´ è ø è ø è ø è ø ´ ë û TPS40140 www.ti.com SLUS660I – SEPTEMBER 2005 – REVISED JANUARY 2015 Another important consideration for the input capacitor is the RMS ripple current rating. Due to the interleaving of multi-phase, the input RMS current is reduced. The input ripple current RMS value over load current is calculated in Equation 58. where • D is the duty cycle for a single phase • NPH is the number of active phases, here it is equal to 2 • m = floor (NPH × D) is the maximum integer that does not exceed the (NPH × D), here m is 0 (58) The input ripple RMS current is calculated in Equation 59. In this design, the maximum IIN_NORM is calculated to be 0.225 with the minimum input voltage, and the maximum input ripple RMS current is 7.2 A. Each selected ceramic capacitor has a RMS current rating of 4.3 A, therefore, sufficient to reach this requirement. IRMS_CIN = IIN_NORM × IOUT (59) 9.2.2.2.3 Step 3: Peripheral Component Design 9.2.2.2.3.1 Switching Frequency Setting (Rt Pin 5) where • ƒsw represents the phase switching frequency (60) In the design, a 64.9-k Ω resistor is selected. The actual switching frequency is 490 kHz. 9.2.2.2.3.2 COMP1 and COMP2 (Pin 35 and Pin 10) COMP1 is connected to the compensator network. The selection of compensation components is similar to the dual output design example. COMP2 is directly tied to COMP1. 9.2.2.2.3.3 TRK1 and TRK2 (Pin 33 and Pin 12) A soft start capacitor is connected between TRK1 and GND. TRK2 is directly tied to BP5 to set this channel as a slave 9.2.2.2.3.4 ILIM1 and ILIM2 (Pin 34 and Pin 11) ILIM1 is connected to the resistor network that has the same design as the dual output example. The peak current in Equation 42 and Equation 43 is the peak current of each phase. ILIM2 is connected to GND. 9.2.2.2.3.5 FB1 and FB2 (Pin 36 and Pin 9) FB1 is tied to the feedback network. FB2 is connected to GND. 9.2.2.2.3.6 PHSEL (Pin 4) For this two phase configuration, the PHSEL pin is directly tied to GND. 9.2.2.2.3.7 PGOOD1 and PGOOD2 (Pin 30 and Pin 15) Both of PGOOD1 and PGOOD2 are tied to BP5 with a 10-k Ω resistor. 9.2.2.2.3.8 CLKIO (Pin 28) CLKIO is open as no clock synchronization required for two phase configuration. Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 51 Product Folder Links: TPS40140 |
Similar Part No. - TPS40140_15 |
|
Similar Description - TPS40140_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |