 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LM46002-Q1 Datasheet(PDF) 5 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
LM46002-Q1 Datasheet(HTML) 5 Page - Texas Instruments |
|
|
5 / 52 page  LM46002-Q1 www.ti.com SNVSAA2A – JULY 2015 – REVISED AUGUST 2015 7.4 Thermal Information HTSSOP THERMAL METRIC (1) UNIT (16 PINS) RθJA Junction-to-ambient thermal resistance 38.9(2) RθJC(top) Junction-to-case (top) thermal resistance 24.3 RθJB Junction-to-board thermal resistance 19.9 °C/W ψJT Junction-to-top characterization parameter 0.7 ψJB Junction-to-board characterization parameter 19.7 RθJC(bot) Junction-to-case (bottom) thermal resistance 1.7 (1) The package thermal impedance is calculated in accordance with JESD 51-7 standard with a 4-layer board and 2 W power dissipation. (2) RθJA is highly related to PCB layout and heat sinking. Please refer to Figure 101 for measured RθJA vs PCB area from a 2-layer board and a 4-layer board. 7.5 Electrical Characteristics Limits apply over the recommended operating junction temperature (TJ) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: VIN = 24 V, VOUT = 3.3 V, FS = 500 kHz. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT SUPPLY VOLTAGE (VIN PINS) VIN-MIN-ST Minimum input voltage for startup 3.8 V ISHDN Shutdown quiescent current VEN = 0 V 2.3 5 µA VEN = 3.3 V Operating quiescent current (non- IQ-NONSW VFB = 1.5 V 7 12 µA switching) from VIN VBIAS = 3.4 V external VEN = 3.3 V Operating quiescent current (non- IBIAS-NONSW VFB = 1.5 V 87 135 µA switching) from external VBIAS VBIAS = 3.4 V external VEN = VIN IOUT = 0 A IQ-SW Operating quiescent current (switching) RT = open 27 µA VBIAS = VOUT = 3.3 V RFBT = 1.0 Meg ENABLE (EN PIN) Voltage level to enable the internal LDO VEN-VCC-H VENABLE high level 1.2 V output VCC Voltage level to disable the internal LDO VEN-VCC-L VENABLE low level 0.4 V output VCC Precision enable level for switching and VEN-VOUT-H VENABLE high level 2.00 2.1 2.42 V regulator output: VOUT Hysteresis voltage between VOUT VEN-VOUT-HYS VENABLE hysteresis -294 mV precision enable and disable thresholds ILKG-EN Enable input leakage current VEN = 3.3 V 0.8 1.7 µA INTERNAL LDO (VCC PIN AND BIAS PIN) VCC Internal LDO output voltage VCC VIN ≥ 3.8 V 3.2 V VCC rising threshold 3.15 V Under voltage lock out (UVLO) VCC-UVLO Hysteresis voltage between rising and thresholds for VCC -575 mV falling thresholds VBIAS rising threshold 2.94 3.15 V Internal LDO input change over VBIAS-ON Hysteresis voltage between rising and threshold to BIAS -67 mV falling thresholds Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Links: LM46002-Q1 |
Similar Part No. - LM46002-Q1 |
|
Similar Description - LM46002-Q1 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
