 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LM46002-Q1 Datasheet(PDF) 6 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
LM46002-Q1 Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 52 page  LM46002-Q1 SNVSAA2A – JULY 2015 – REVISED AUGUST 2015 www.ti.com Electrical Characteristics (continued) Limits apply over the recommended operating junction temperature (TJ) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: VIN = 24 V, VOUT = 3.3 V, FS = 500 kHz. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT VOLTAGE REFERENCE (FB PIN) TJ = 25ºC 1.004 1.011 1.018 VFB Feedback voltage V TJ = -40 ºC to 125ºC 0.994 1.011 1.030 ILKG-FB Input leakage current at FB pin FB = 1.011 V 0.2 65 nA THERMAL SHUTDOWN Shutdown threshold 160 ºC TSD (1) Thermal shutdown Recovery threshold 150 ºC CURRENT LIMIT AND HICCUP IHS-LIMIT Peak inductor current limit 3.6 4.5 5.0 A ILS-LIMIT Valley inductor current limit 1.8 2.05 2.3 A SOFT START (SS/TRK PIN) ISSC Soft-start charge current 1.45 2.2 2.75 µA RSSD Soft-start discharge resistance UVLO, TSD, OCP, or EN = 0 V 16 k Ω POWER GOOD (PGOOD PIN) Power-good flag over voltage tripping VPGOOD-HIGH % of FB voltage 110% 113% threshold Power-good flag under voltage tripping VPGOOD-LOW % of FB voltage 80% 88% threshold VPGOOD-HYS Power-good flag recovery hysteresis % of FB voltage 6% VEN = 3.3 V 40 125 PGOOD pin pull down resistance when RPGOOD Ω power bad VEN = 0 V 60 150 MOSFETS (2) IOUT = 1 A RDS-ON-HS High-side MOSFET ON-resistance 210 m Ω VBIAS = VOUT = 3.3 V IOUT = 1 A RDS-ON-LS Low-side MOSFET ON-resistance 110 m Ω VBIAS = VOUT = 3.3 V (1) Ensured by design. Not production tested. (2) Measured at package pins 7.6 Timing Requirements PARAMETER MIN TYP MAX UNIT CURRENT LIMIT AND HICCUP NOC Hiccup wait cycles when LS current limit tripped 32 Cycles TOC Hiccup retry delay time 5.5 ms SOFT START (SS/TRK PIN) TSS Internal soft-start time when SS pin open circuit 4.1 ms POWER GOOD (PGOOD PIN) TPGOOD-RISE Power-good flag rising transition deglitch delay 220 µs TPGOOD-FALL Power-good flag falling transition deglitch delay 220 µs 6 Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated Product Folder Links: LM46002-Q1 |
Similar Part No. - LM46002-Q1_15 |
|
Similar Description - LM46002-Q1_15 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
