Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SY88903 Datasheet(PDF) 1 Page - Micrel Semiconductor

Part No. SY88903
Description  1.25Gbps HIGH-SPEED LIMITING POST AMPLIFIER
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

SY88903 Datasheet(HTML) 1 Page - Micrel Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
DESCRIPTION
s Up to 1.25Gbps operation
s Low noise
s Chatter-Free LOS Generation
s Open Collector TTL LOS Output
s TTL /EN Input
s Differential PECL inputs for data
s Single power supply
s Designed for use with SY88902 and SY88904
s Available in a tiny 10-pin (3mm) MSOP
The SY88903 limiting post amplifier with its high gain
and wide bandwidth is ideal for use as a post amplifier in
fiber-optic receivers with data rates up to 1.25Gbps.
Signals as small as 5mVp-p can be amplified to drive
devices with PECL inputs. The SY88903
generates a
chatter-free Loss of Signal (LOS) open collector TTL
output.
The SY88903 incorporates a programmble level detect
function to identify when the input signal has been lost.
This information can be fed back to the /EN input of the
device to maintain stability under loss of signal conditions.
Using LOSLVL pin the sensitivity of the level detect can
be adjusted. The LOSLVL voltage can be set by
connecting a resistor divider between VCC and VREF,
Figure 3. Figure 4 shows the relationship between input
level sensitivity and the voltage set on LOSLVL. Figure 5
shows the relationship between input level sensitivity and
resistor divider ratio.
The LOS output is a TTL open collector output that
requires pull-up resistor for proper operation, Figure 1.
SY88903
LOS
+5V
2k
Figure 1. LOS Output with Desired Rise Time
FEATURES
1.25Gbps HIGH-SPEED
LIMITING POST AMPLIFIER
SY88903
APPLICATIONS
s 1.25Gbps Gigabit Ethernet
s 531Mbps and 1062Mbps Fibre Channel
s 622Mbps SONET
s Gigabit Interface Converter
BLOCK DIAGRAM
Limiting
Amplifier
DIN
DIN
Level
Detect
ECL
Buffer
Enable
DOUT
DOUT
LOSLVL
LOS
GND
VCC
EN
VREF
PIN CONFIGURATION
1
/EN
DIN
/DIN
VREF
LOSLVL
10 VCC
DOUT
/DOUT
LOS
GND
9
8
7
6
2
3
4
5
MSOP
K10-1
1
Rev.: G
Amendment: /1
Issue Date: July 2000


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn