 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MX29F100TTA-90 Datasheet(PDF) 28 Page - Macronix International |
|
||||||||||||||||||||||||||||||
MX29F100TTA-90 Datasheet(HTML) 28 Page - Macronix International |
|
|
28 / 47 page 
28 P/N:PM0548 MX29F100T/B REV. 1.2, NOV. 12, 2001 AUTOMATIC CHIP ERASE TIMING WAVEFORM All data in chip are erased. External erase verification is not required because data is erased automatically by internal control circuit. Erasure completion can be veri- fied by DATA polling and toggle bit checking after auto- matic erase starts. Device outputs 0 during erasure and 1 after erasure 0n Q7.(Q6 is for toggle bit; see toggle bit, DATA polling, timing waveform) AUTOMATIC CHIP ERASE TIMING WAVEFORM (WORD MODE) tCWC tAS tCEP tDS tDH Vcc 5V CE OE Q0,Q1, Q4(Note 1) WE A11~A15 tCEPH1 tAH Q7 Command In A0~A10 Command In Command In Command In Command In Command In tAETC DATA polling 2AAH 555H 555H Command #AAH Command #55H Command #80H (Q0~Q7) Notes: (1). Q6:Toggle bit, Q5:Timing-limit bit, Q3: Time-out bit, Q2: Toggle bit 555H 2AAH 555H Command In Command In Command #AAH Command In Command In Command #55H Command In Command In Command #10H |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
