Electronic Components Datasheet Search |
|
D2-92633-LR Datasheet(PDF) 9 Page - Intersil Corporation |
|
D2-92633-LR Datasheet(HTML) 9 Page - Intersil Corporation |
9 / 38 page D2-926xx 9 FN6787.2 July 12, 2012 Two-Wire (I2C) Interface Port Timing (Figure 2) TA = +25°C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground. SYMBOL DESCRIPTION MIN (Note 12) MAX (Note 12) UNIT fSCL SCL Frequency 100 kHz tbuf Bus Free Time Between Transmissions 4.7 µs twlowSCLx SCL Clock Low 4.7 µs twhighSCLx SCL Clock High 4.0 µs tsSTA Setup Time For a (Repeated) Start 4.7 µs thSTA Start Condition Hold Time 4.0 µs thSDAx SDA Hold From SCL Falling (Note 14) 0 µs tsSDAx SDA Setup Time to SCL Rising 250 ns tdSDAx SDA Output Delay Time From SCL Falling 3.5 µs tr Rise Time of Both SDA and SCL 1µs tf Fall Time of Both SDA and SCL 300 ns tsSTO Setup Time For a Stop Condition 4.7 µs NOTE: 14. Data must be held sufficient time to bridge the 300ns transition time of SCL. FIGURE 2. I2C INTERFACE TIMING twhighSCLx twlowSCLx SCLx tsSTA SDAx (INPUT) SDAx (OUTPUT) thSDAx tsSDAx tBUF tsSTO tF tR thSTAx tdSDAx |
Similar Part No. - D2-92633-LR |
|
Similar Description - D2-92633-LR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |