Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DAC5687-EP Datasheet(PDF) 4 Page - Texas Instruments

Part # DAC5687-EP
Description  16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
Download  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC5687-EP Datasheet(HTML) 4 Page - Texas Instruments

  DAC5687-EP_15 Datasheet HTML 1Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 2Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 3Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 4Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 5Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 6Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 7Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 8Page - Texas Instruments DAC5687-EP_15 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 76 page
background image
www.ti.com
DAC5687-EP
SGLS333 – JUNE 2006
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
NO.
1, 4, 7, 9, 12,
AGND
I
Analog ground return
17, 19, 22, 25
2, 3, 8, 10, 14,
AVDD
I
Analog supply voltage
16, 18, 23, 24
BIASJ
13
O
Full-scale output current bias
Clock 1. In PLL clock mode and dual clock modes, provides data input rate clock. In external clock
CLK1
59
I
mode, provides optional input data rate clock to FIFO latch. When the FIFO is disabled, CLK1 is
not used and can be left unconnected.
CLK1C
60
I
Complementary input of CLK1
Clock 2. External and dual clock-mode clock. In PLL mode, CLK2 is unused and can be left
CLK2
62
I
unconnected.
CLK2C
63
I
Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected.
CLKGND
58, 64
I
Ground return for internal clock buffer
CLKVDD
61
I
Internal clock buffer supply voltage
34–36, 39–43,
A-channel data bits 15–0. DA15 is most significant bit (MSB). DA0 is least significant bit (LSB).
DA[15..0]
I
48–55
Order can be reversed by register change.
71–78, 83–87,
B-channel data bits 15–0. DB15 is most significant bit (MSB). DB0 is least significant bit (LSB).
DB[0..15]
I
90–92
Order can be reversed by register change.
27, 38, 45, 57,
DGND
69, 81, 88, 93,
I
Digital ground return
99
26, 32, 37, 44,
DVDD
56, 68, 82, 89,
I
Digital supply voltage
100
Used as external reference input when internal reference is disabled (i.e., EXTLO connected to
EXTIO
11
I/O
AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-µF decoupling
capacitor to AGND when used as reference output.
Internal/external reference select. Internal reference selected when tied to AGND, external
EXTLO
15
I/O
reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x1B bits 7
to 3).
IOUTA1
21
O
A-channel DAC current output. Full scale when all input bits are set 1.
IOUTA2
20
O
A-channel DAC complementary current output. Full scale when all input bits are 0.
IOUTB1
5
O
B-channel DAC current output. Full scale when all input bits are set 1.
IOUTB2
6
O
B-channel DAC complementary current output. Full scale when all input bits are 0.
IOGND
47, 79
I
Digital I/O ground return
IOVDD
46, 80
I
Digital I/O supply voltage
LPF
66
I
PLL loop filter connection
Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock
PHSTR
94
I
divider, and/or FIFO circuits
PLLGND
65
I
Ground return for internal PLL
PLLVDD
67
I
PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled.
In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock
PLLLOCK
70
O
when high. In external clock mode, provides input rate clock.
When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to
QFLAG
98
I
identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample.
RESETB
95
I
Resets the chip when low. Internal pullup.
SCLK
29
I
Serial interface clock
SDENB
28
I
Active-low serial data enable (always an input to the DAC5687)
Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin
SDIO
30
I/O
mode is the default after chip reset.
Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the
SDO
31
O
3-pin interface mode is selected (register 0x08 bit 1).
4
Submit Documentation Feedback


Similar Part No. - DAC5687-EP_15

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DAC5687-EP TI1-DAC5687-EP Datasheet
2Mb / 75P
[Old version datasheet]   16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
More results

Similar Description - DAC5687-EP_15

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DAC5687-EP TI1-DAC5687-EP Datasheet
2Mb / 75P
[Old version datasheet]   16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687 TI-DAC5687_15 Datasheet
2Mb / 80P
[Old version datasheet]   16-BIT, 500 MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687IPZPR TI-DAC5687IPZPR Datasheet
2Mb / 79P
[Old version datasheet]   16-BIT, 500 MSPS 2?? INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687 TI-DAC5687 Datasheet
2Mb / 72P
[Old version datasheet]   16-BIT, 500 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5686 TI1-DAC5686_16 Datasheet
822Kb / 53P
[Old version datasheet]   16-BIT, 500-MSPS, 216 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
DAC5686 TI-DAC5686 Datasheet
1Mb / 46P
[Old version datasheet]   16-BIT, 500-MSPS, 2X16X INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
DAC3282 TI-DAC3282 Datasheet
1Mb / 49P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC3282 TI-DAC3282_10 Datasheet
1Mb / 51P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC3282_101 TI-DAC3282_101 Datasheet
1Mb / 53P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC5686 TI-DAC5686_15 Datasheet
706Kb / 53P
[Old version datasheet]   16-BIT, 500-MSPS, 2횞??6횞 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com