Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX5101 Datasheet(PDF) 3 Page - Maxim Integrated Products

Part No. MAX5101
Description  2.7V to 5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX5101 Datasheet(HTML) 3 Page - Maxim Integrated Products

   
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
+2.7V to +5.5V, Low-Power, Triple, Parallel
8-Bit DAC with Rail-to-Rail Voltage Outputs
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +2.7V to +5.5V, RL = 10k
Ω, CL = 100pF, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = +3V and
TA = +25°C.)
Note 1: Reduced digital code range (code 00 hex to code F0 hex) due to swing limitations when the output amplifier is loaded.
Note 2: Gain error is: [100 (VF0,meas - ZCE - VF0,ideal) / VDD]. Where VF0,meas is the DAC output voltage with input code F0 hex, and
VF0,ideal is the ideal DAC output voltage with input code F0 hex (i.e., VDD · 240 / 256).
Note 3: Output settling time is measured from the 50% point of the falling edge of WR to ±1/2LSB of VOUT’s final value.
Note 4: Channel-to-Channel Isolation is defined as the glitch energy at a DAC output in response to a full-scale step change on any
other DAC output. The measured channel has a fixed code of 80 hex.
Note 5: Digital Feedthrough is defined as the glitch energy at any DAC output in response to a full-scale step change on all eight
data inputs with WR at VDD.
Note 6: RL =
∞ , digital inputs at GND or VDD.
Note 7: Timing measurement reference level is (VIH + VIL) / 2.
CONDITIONS
UNITS
MIN
TYP
MAX
SYMBOL
PARAMETER
Digital-to-Analog Glitch Impulse
Code 80 hex to code 7F hex
90
nVs
Wideband Amplifier Noise
60
µVRMS
Shutdown Recovery Time
tSDR
To ±1/2LSB of final value of VOUT
13
µs
Time to Shutdown
tSDN
IDD < 5µA
20
µs
Power-Supply Voltage
VDD
2.7
5.5
V
Supply Current (Note 6)
IDD
280
520
µA
Shutdown Current
13
µA
Address to WR Setup
tAS
5
ns
Address to WR Hold
tAH
0
ns
Data to WR Setup
tDS
25
ns
WR Pulse Width
tWR
20
ns
Data to WR Hold
tDH
0
ns
POWER SUPPLIES
DIGITAL TIMING (Figure 1) (Note 7)


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn