Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX1444 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part No. MAX1444
Description  10-Bit, 40Msps, 3.0V, Low-Power ADC with Internal Reference
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX1444 Datasheet(HTML) 5 Page - Maxim Integrated Products

 
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
10-Bit, 40Msps, 3.0V, Low-Power
ADC with Internal Reference
_______________________________________________________________________________________
5
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Hysteresis
VHYST
0.1
V
IIH
VIH = VDD = OVDD
±5
Input Leakage
IIL
VIL = 0
±5
µA
Input Capacitance
CIN
5pF
DIGITAL OUTPUTS (D9–D0)
Output Voltage Low
VOL
ISINK = 200
µA
0.2
V
Output Voltage High
VOH
ISOURCE = 200
µA
OVDD -
0.2
V
Three-State Leakage Current
ILEAK
OE = OVDD
±10
µA
Three-State Output Capacitance
COUT
OE = OVDD
5pF
POWER REQUIREMENTS
Analog Supply Voltage
VDD
2.7
3.0
3.6
V
Output Supply Voltage
OVDD
1.7
3.0
3.6
V
Operating, fIN = 19.91MHz at -0.5dBFS
19
27
mA
Analog Supply Current
IVDD
Shutdown, clock idle, PD = OE = OVDD
415
µA
Operating, fIN = 19.91MHz at -0.5dBFS
4.5
mA
Output Supply Current
IOVDD
Shutdown, clock idle, PD = OE = OVDD
120
µA
Offset
±0.1
mV/V
Power-Supply Rejection
PSRR
Gain
±0.1
%/V
TIMING CHARACTERISTICS
CLK Rise to Output Data Valid
tDO
Figure 6 (Note 3)
5
8
ns
OE Fall to Output Enable
tENABLE
Figure 5
10
ns
OE Rise to Output Disable
tDISABLE
Figure 5
15
ns
CLK Pulse Width High
tCH
Figure 6, clock period 25ns
12.5
±3.8
ns
CLK Pulse Width Low
tCL
Figure 6, clock period 25ns
12.5
±3.8
ns
Wake-up Time
tWAKE
(Note 4)
1.7
µs
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 3V; OVDD = 2.7V; 0.1µF and 1µF capacitors from REFP, REFN, and COM to GND; VREFIN = 2.048V; REFOUT connected to
REFIN through a 10k
Ω resistor; VIN = 2VP-P (differential with respect to COM); CL = 10pF at digital outputs; fCLK = 40MHz; TA = TMIN
to TMAX, unless otherwise noted.
≥ +25°C guaranteed by production test, < +25°C guaranteed by design and characterization; typi-
cal values are at TA = +25°C.)
Note 1: SNR, SINAD, THD, SFDR, and HD3 are based on an analog input voltage of -0.5dBFS referenced to a +1.024V full-scale
input voltage range.
Note 2: Intermodulation distortion is the total power of the intermodulation products relative to the individual carrier. This number is
6dB better if referenced to the two-tone envelope.
Note 3: Digital outputs settle to VIH / VIL.
Note 4: REFIN is driven externally. REFP, COM, and REFN are left floating while powered down.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn