Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

M13S5121632A-2S Datasheet(PDF) 9 Page - Elite Semiconductor Memory Technology Inc.

Part # M13S5121632A-2S
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESMT [Elite Semiconductor Memory Technology Inc.]
Direct Link  http://www.esmt.com.tw/index.asp
Logo ESMT - Elite Semiconductor Memory Technology Inc.

M13S5121632A-2S Datasheet(HTML) 9 Page - Elite Semiconductor Memory Technology Inc.

Back Button M13S5121632A-2S Datasheet HTML 5Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 6Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 7Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 8Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 9Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 10Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 11Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 12Page - Elite Semiconductor Memory Technology Inc. M13S5121632A-2S Datasheet HTML 13Page - Elite Semiconductor Memory Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 48 page
background image
ESMT
M13S5121632A (2S)
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2014
Revision : 1.1
9/48
AC Timing Parameter & Specifications (Note: 1~6, 9~10)
-5
-6
Parameter
Symbol
min
max
min
max
Unit
Note
CL2.5
5
12
6
12
CL3
5
12
6
12
Clock period
CL4
tCK
5
12
6
12
ns
DQ output access time from CLK/ CLK
tAC
-0.7
+0.7
-0.7
+0.7
ns
CLK high-level width
tCH
0.45
0.55
0.45
0.55
tCK
CLK low-level width
tCL
0.45
0.55
0.45
0.55
tCK
DQS output access time from
CLK/ CLK
tDQSCK
-0.6
+0.6
-0.6
+0.6
ns
Clock to first rising edge of DQS delay
tDQSS
0.72
1.25
0.72
1.25
tCK
DQ and DM input setup time (to DQS)
tDS
0.4
0.4
ns
DQ and DM input hold time (to DQS)
tDH
0.4
0.4
ns
DQ and DM input pulse width (for each
input)
tDIPW
1.75
1.75
ns
18
Address and Control input setup time
(fast)
tIS
0.6
0.6
ns
15,
17~19
Address and Control input hold time
(fast)
tIH
0.6
0.6
ns
15,
17~19
Address and Control input setup time
(slow)
tIS
0.8
0.8
ns
16~19
Address and Control input hold time
(slow)
tIH
0.8
0.8
ns
16~19
Control and Address input pulse width
(for each input)
tIPW
2.2
2.2
ns
18
DQS input high pulse width
tDQSH
0.35
0.35
tCK
DQS input low pulse width
tDQSL
0.35
0.35
tCK
DQS falling edge to CLK setup time
tDSS
0.2
0.2
tCK
DQS falling edge hold time from CLK
tDSH
0.2
0.2
tCK
Data strobe edge to output data edge
tDQSQ
0.4
0.4
ns
22
Data-out high-impedance time from
CLK/ CLK
tHZ
+0.7
+0.7
ns
11
Data-out low-impedance time from
CLK/ CLK
tLZ
-0.7
+0.7
-0.7
+0.7
ns
11
Clock half period
tHP
tCLmin
or
tCHmin
tCLmin
or
tCHmin
ns
20,21
DQ/DQS output hold time from DQS
tQH
tHP- tQHS
tHP- tQHS
ns
21
Data hold skew factor
tQHS
0.5
0.5
ns


Similar Part No. - M13S5121632A-2S

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S5121632A-5TG ESMT-M13S5121632A-5TG Datasheet
971Kb / 47P
   8M x 16 Bit x 4 Banks Double Data Rate SDRAM
More results

Similar Description - M13S5121632A-2S

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com