Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M13S128324A-2M Datasheet(PDF) 25 Page - Elite Semiconductor Memory Technology Inc.

Part No. M13S128324A-2M
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESMT [Elite Semiconductor Memory Technology Inc.]
Direct Link  http://www.esmt.com.tw/index.asp
Logo ESMT - Elite Semiconductor Memory Technology Inc.

M13S128324A-2M Datasheet(HTML) 25 Page - Elite Semiconductor Memory Technology Inc.

Back Button M13S128324A-2M Datasheet HTML 21Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 22Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 23Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 24Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 25Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 26Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 27Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 28Page - Elite Semiconductor Memory Technology Inc. M13S128324A-2M Datasheet HTML 29Page - Elite Semiconductor Memory Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 48 page
background image
ESMT
M13S128324A (2M)
Elite Semiconductor Memory Technology Inc.
Publication Date : Aug. 2011
Revision : 1.3
25/48
Read with Auto Precharge
If a read with auto precharge command is initiated, the DDR SDRAM automatically enters the precharge operation BL/2 clock later
from a read with auto precharge command when tRAS (min) is satisfied. If not, the start point of precharge operation will be delayed
until tRAS (min) is satisfied. Once the precharge operation has started the bank cannot be reactivated and the new command can not
be asserted until the precharge time (tRP) has been satisfied.
<Burst Length = 4, CAS Latency = 2 & 2.5>
01
23
4
5
67
8
9
COM M AND
Bank A
ACTIVE
NOP
NOP
NO P
NOP
NO P
NOP
NOP
Read A
Auto Precharge
CLK
CL K
DQS
DQ's
CAS Latency = 2
CAS Latency = 2.5
DOUT 0
t RP
NOP
* Bank can be reactivated at
completion of precharge
Auto-Precharge starts
Hi -Z
Hi -Z
t RA S ( mi n )
DOUT 1 DOUT 2 DOUT 3
DQS
DQ's
DOUT 0
Hi -Z
Hi - Z
DOUT 1 DOUT 2 DOUT 3
When the Read with Auto Precharge command is issued, new command can be asserted at 4, 5 and 6 respectively as follow.
For the same bank
For the different bank
Asserted
Command
4
5
6
4
5
6
READ
READ
Illegal
Illegal
Legal
Legal
Legal
READ with AP
*1
READ with AP
Illegal
Illegal
Legal
Legal
Legal
Active
Illegal
Illegal
Illegal
Legal
Legal
Legal
Precharge
Legal
Legal
Illegal
Legal
Legal
Legal
Note 1: AP = Auto Precharge


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn