Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M13S128324A-2M Datasheet(PDF) 15 Page - Elite Semiconductor Memory Technology Inc.

Part No. M13S128324A-2M
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  48 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ESMT [Elite Semiconductor Memory Technology Inc.]
Homepage  http://www.esmt.com.tw/index.asp
Logo 

M13S128324A-2M Datasheet(HTML) 15 Page - Elite Semiconductor Memory Technology Inc.

Zoom Inzoom in Zoom Outzoom out
 15 / 48 page
background image
ESMT
M13S128324A (2M)
Elite Semiconductor Memory Technology Inc.
Publication Date : Aug. 2011
Revision : 1.3
15/48
Extended Mode Register Set (EMRS)
The extended mode register stores the data enabling or disabling DLL and selecting output drive strength. The default value of the
extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling
DLL. The extended mode register is written by asserting low on CS , RAS , CAS , WE , BA1 and high on BA0 (The DDR SDRAM
should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins
A0~A11 and BA0~BA1 in the same cycle as CS , RAS , CAS and WE going low is written in the extended mode register. Two
clock cycles are requested to complete the write operation the mode register. The mode register contents can be changed using the
same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable
or disable. A1 and A6 are used for setting drive strength. “High” on BA0 is used for EMRS. All the other address pins except A0~1,
A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.
BA1 BA0
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address Bus
0
1
RFU
DS
RFU
DS
DLL
Extended Mode Register
A6
A1
Driver Strength
A0
DLL Enable
0
0
100% Strength
0
Enable
0
1
60% Strength
1
Disable
1
0
RFU
1
1
30% Strength
BA1
BA0
Operating Mode
0
0
MRS Cycle
0
1
EMRS Cycle
Note: RFU (Reserved for future use) must stay “0” during EMRS cycle.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn