Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M13S128324A-2M Datasheet(PDF) 14 Page - Elite Semiconductor Memory Technology Inc.

Part No. M13S128324A-2M
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  48 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ESMT [Elite Semiconductor Memory Technology Inc.]
Homepage  http://www.esmt.com.tw/index.asp
Logo 

M13S128324A-2M Datasheet(HTML) 14 Page - Elite Semiconductor Memory Technology Inc.

Zoom Inzoom in Zoom Outzoom out
 14 / 48 page
background image
ESMT
M13S128324A (2M)
Elite Semiconductor Memory Technology Inc.
Publication Date : Aug. 2011
Revision : 1.3
14/48
Mode Register Definition
Mode Register Set (MRS)
The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency,
addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of
different applications. The default value of the register is not defined, therefore the mode register must be written after EMRS setting
for proper DDR SDRAM operation. The mode register is written by asserting low on CS , RAS , CAS , WE and BA0~BA1 (The
DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register). The state of address
pins A0~A11 in the same cycle as CS , RAS , CAS , WE and BA0~BA1 going low is written in the mode register. Two clock
cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the
same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is
divided into various fields depending on functionality. The burst length uses A0~A2, addressing mode uses A3, CAS latency (read
latency from column address) uses A4~A6. A7 is used for test mode. A8 is used for DLL reset. A7 must be set to low for normal MRS
operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.
BA1
BA0
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address Bus
0
0
RFU
DLL
TM
CAS Latency
BT
Burst Length
Mode Register
A8
DLL Reset
A7
Mode
A3
Burst Type
0
No
0
Normal
0
Sequential
1
Yes
1
Test
1
Interleave
Burst Length
CAS Latency
Length
A6
A5
A4
Latency
A2
A1
A0
Sequential Interleave
BA1 BA0
Operating Mode
0
0
0
Reserve
0
0
0
Reserve
Reserve
0
0
MRS Cycle
0
0
1
Reserve
0
0
1
2
2
0
1
EMRS Cycle
0
1
0
2
0
1
0
4
4
0
1
1
3
0
1
1
8
8
1
0
0
Reserve
1
0
0
Reserve
Reserve
1
0
1
Reserve
1
0
1
Reserve
Reserve
1
1
0
2.5
1
1
0
Reserve
Reserve
1
1
1
Reserve
1
1
1
Reserve
Reserve
Note: RFU (Reserved for future use) must stay “0” during MRS cycle.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn