Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M13L2561616A-2A Datasheet(PDF) 9 Page - Elite Semiconductor Memory Technology Inc.

Part No. M13L2561616A-2A
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  49 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ESMT [Elite Semiconductor Memory Technology Inc.]
Homepage  http://www.esmt.com.tw/index.asp
Logo 

M13L2561616A-2A Datasheet(HTML) 9 Page - Elite Semiconductor Memory Technology Inc.

Zoom Inzoom in Zoom Outzoom out
 9 / 49 page
background image
ESMT
M13L2561616A (2A)
Elite Semiconductor Memory Technology Inc.
Publication Date : Sep. 2012
Revision : 1.0
9/49
AC Timing Parameter & Specifications (Note: 1~ 5, 8~9)
-4
-5
-6
Parameter
Symbol
min
max
min
max
min
max
Unit
Note
CL2
7.5
12
7.5
12
7.5
12
CL2.5
5
12
5
12
6
12
CL3
4
10
5
12
6
12
Clock period
CL4
tCK
4
10
-
-
-
-
ns
DQ output access time from CLK/ CLK
tAC
-0.7
+0.7
-0.7
+0.7
-0.7
+0.7
ns
CLK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
tCK
CLK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
tCK
DQS output access time from
CLK/ CLK
tDQSCK
-0.55
+0.55
-0.6
+0.6
-0.6
+0.6
ns
Clock to first rising edge of DQS delay
tDQSS
0.72
1.25
0.72
1.25
0.72
1.25
tCK
DQ and DM input setup time (to DQS)
tDS
0.4
0.4
0.4
ns
DQ and DM input hold time (to DQS)
tDH
0.4
0.4
0.4
ns
DQ and DM input pulse width (for each
input)
tDIPW
1.75
1.75
1.75
ns
17
Address and Control input setup time
(fast)
tIS
0.6
0.6
0.6
ns
14,16~
18
Address and Control input hold time
(fast)
tIH
0.6
0.6
0.6
ns
14,
16~18
Address and Control input setup time
(slow)
tIS
0.8
0.8
0.8
ns
15~18
Address and Control input hold time
(slow)
tIH
0.8
0.8
0.8
ns
15~18
Control and Address input pulse width
(for each input)
tIPW
2.2
2.2
2.2
ns
17
DQS input high pulse width
tDQSH
0.35
0.35
0.35
tCK
DQS input low pulse width
tDQSL
0.35
0.35
0.35
tCK
DQS falling edge to CLK setup time
tDSS
0.2
0.2
0.2
tCK
DQS falling edge hold time from CLK
tDSH
0.2
0.2
0.2
tCK
Data strobe edge to output data edge
tDQSQ
0.4
0.4
0.4
ns
21
Data-out high-impedance time from
CLK/ CLK
tHZ
+0.7
+0.7
+0.7
ns
10
Data-out low-impedance time from
CLK/ CLK
tLZ
-0.7
+0.7
-0.7
+0.7
-0.7
+0.7
ns
10
Clock half period
tHP
tCLmin
or
tCHmin
tCLmin
or
tCHmin
tCLmin
or
tCHmin
ns
19,20
DQ/DQS output hold time from DQS
tQH
tHP- tQHS
tHP- tQHS
tHP- tQHS
ns
20
Data hold skew factor
tQHS
0.5
0.5
0.5
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn