M13L2561616A-2A datasheet(8/49 Pages) ESMT | Double-data-rate architecture, two data transfers per clock cycle

Part #	M13L2561616A-2A

Description	Double-data-rate architecture, two data transfers per clock cycle

Download	49 Pages

Scroll/Zoom	100%

Manufacturer	ESMT [Elite Semiconductor Memory Technology Inc.]

Direct Link	http://www.esmt.com.tw/index.asp

Logo

8 / 49 page

ESMT

M13L2561616A (2A)

Elite Semiconductor Memory Technology Inc.

Publication Date : Sep. 2012

Revision : 1.0

8/49

AC Operation Conditions & Timing Specifications

AC Operation Conditions

Parameter

Symbol

Min

Max

Unit

Note

Input High (Logic 1) Voltage, DQ, DQS and DM signals

VIH(AC)

VREF + 0.45

V

Input Low (Logic 0) Voltage, DQ, DQS and DM signals

VIL(AC)

VREF - 0.45

V

Input Differential Voltage, CLK and CLK inputs

VID(AC)

0.7

VDDQ+0.6

V

1

Input Crossing Point Voltage, CLK and CLK inputs

VIX(AC)

0.5*VDDQ-0.2

0.5*VDDQ+0.2

V

2

Notes:

1. VID is the magnitude of the difference between the input level on CLK and the input on CLK .

2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of

the same.

AC Overshoot / Undershoot Specification

Value

Parameter

-4/ -5 / -6

Unit

Address, Control

1.5

V

Maximum peak amplitude allowed for overshoot

Data, Strobe, Mask

1.2

V

Address, Control

1.5

V

Maximum peak amplitude allowed for undershoot

Data, Strobe, Mask

1.2

V

Address, Control

4.5

V-ns

Maximum overshoot area above VDD

Data, Strobe, Mask

2.4

V-ns

Address, Control

4.5

V-ns

Maximum undershoot area below VSS

Data, Strobe, Mask

2.4

V-ns

Similar Part No. - M13L2561616A-2A

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle

More results

Similar Description - M13L2561616A-2A

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

M13L2561616A-2A Datasheet(PDF) 8 Page - Elite Semiconductor Memory Technology Inc.

M13L2561616A-2A Datasheet(HTML) 8 Page - Elite Semiconductor Memory Technology Inc.

Similar Part No. - M13L2561616A-2A

Similar Description - M13L2561616A-2A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL