M13L2561616A-2A datasheet(44/49 Pages) ESMT | Double-data-rate architecture, two data transfers per clock cycle

Electronic Components Datasheet Search

English ▼

Delete All

ON OFF

ALLDATASHEET.COM

Preview

PDF

Download

HTML

M13L2561616A-2A Datasheet(PDF) 44 Page - Elite Semiconductor Memory Technology Inc.

Part No.	M13L2561616A-2A

Description	Double-data-rate architecture, two data transfers per clock cycle

Download	49 Pages

Scroll/Zoom	100%

Maker	ESMT [Elite Semiconductor Memory Technology Inc.]

Homepage	http://www.esmt.com.tw/index.asp

Logo

M13L2561616A-2A Datasheet(HTML) 44 Page - Elite Semiconductor Memory Technology Inc.

zoom in

zoom out

44 / 49 page

ESMT

M13L2561616A (2A)

Elite Semiconductor Memory Technology Inc.

Publication Date : Sep. 2012

Revision : 1.0

44/49

Mode Register Set

CK E

RA S

CA S

BA 0 , BA 1

234

910

HI G H

DQ S

A 10 /A P

A DDR

(A 0 ~ A n )

t RP

t MR D

CL K

H i gh- Z

P r ec ha r ge

C o mman d

Al l B a n k

Mo d e R e gi s t er S e t

Com m a n d

An y

C o mman d

ADDRESS KEY

: D on’t c ar e

1 0 12 2 B 16 R . B

Note: Power & Clock must be stable for 200us before precharge all banks.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL

ALLDATASHEET.COM

Does ALLDATASHEET help your business so far? [ DONATE ]