Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M13L2561616A-2A Datasheet(PDF) 43 Page - Elite Semiconductor Memory Technology Inc.

Part No. M13L2561616A-2A
Description  Double-data-rate architecture, two data transfers per clock cycle
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESMT [Elite Semiconductor Memory Technology Inc.]
Direct Link  http://www.esmt.com.tw/index.asp
Logo ESMT - Elite Semiconductor Memory Technology Inc.

M13L2561616A-2A Datasheet(HTML) 43 Page - Elite Semiconductor Memory Technology Inc.

Back Button M13L2561616A-2A Datasheet HTML 39Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 40Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 41Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 42Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 43Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 44Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 45Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 46Page - Elite Semiconductor Memory Technology Inc. M13L2561616A-2A Datasheet HTML 47Page - Elite Semiconductor Memory Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 49 page
background image
ESMT
M13L2561616A (2A)
Elite Semiconductor Memory Technology Inc.
Publication Date : Sep. 2012
Revision : 1.0
43/49
Power up & Initialization Sequence (based on DDR400)
VDDQ
VREF
A0 - A 9
A11 - A n
P o w e r-u p :
VD D a n d
CL K s t a b l e
BA 0 , BA 1
E x te nde d
M ode
Re g i s t e r
Se t
COMMAND
DM
DQS
t MR D
t MR D
2 0 0 cyc l e s o f C L K * *
Load
Mo d e
R egi s t er
Re s e t D L L
(wi t h A 8 = H)
L oad
Mo de
R egis t er
( w ith A 8=L)
VDD
A1 0
T = 2 00us
VTT
(system*)
tVDT >=0
CLK
CLK
CKE
NOP
t CH
t CL
t CK
t IS t IH
PRE
EMRS
MRS
PRE
AR
AR
MRS
ACT
t IH
t IS
CODE
t IH
t IS
LV C O M S L O W L EV EL
CODE
CODE
RA
t IH
t IS
CODE
CODE
CODE
RA
BA0=L,
BA1=L
BA
t IH
t IS
t IH t IS
BA0=L,
BA1=L
H i gh- Z
DQ
Hi g h - Z
t RP
t RF C
t MR D
ALL BANKS
ALL BANKS
t RF C
BA0=H,
BA1=L
t IH
t IS
:D o n ’ t c a r e
10 12 2 B 1 6 R . B
Notes:
* = VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.
** = tMRD is required before any command can be applied, and 200 cycles of CLK are required before an executable
command can be applied. The two Auto Refresh commands may be moved to follow the first MRS but precede the
second PRECHARGE ALL command.


Similar Part No. - M13L2561616A-2A

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
More results

Similar Description - M13L2561616A-2A

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz