M13L2561616A-2A datasheet(3/49 Pages) ESMT

Part #	M13L2561616A-2A

Description	Double-data-rate architecture, two data transfers per clock cycle

Download	49 Pages

Scroll/Zoom	100%

Manufacturer	ESMT [Elite Semiconductor Memory Technology Inc.]

Direct Link	http://www.esmt.com.tw/index.asp

Logo

3 / 49 page

ESMT

M13L2561616A (2A)

Elite Semiconductor Memory Technology Inc.

Publication Date : Sep. 2012

Revision : 1.0

3/49

PIN CONFIGURATION (TOP VIEW)

BALL CONFIGURATION (TOP VIEW)

(TSOPII 66L, 400milX875mil Body, 0.65mm Pin Pitch)

(BGA60, 8mmX13mmX1.0mm Body, 0.8mm Ball Pitch)

Pin Description

Pin Name

Function

Pin Name

Function

A0~A12,

BA0, BA1

Address inputs

- Row address A0~A12

- Column address A0~A8

A10/AP: AUTO Precharge

BA0, BA1: Bank selects (4 Banks)

LDM, UDM

DM is an input mask signal for write data.

LDM corresponds to the data on DQ0~DQ7;

UDM correspond to the data on DQ8~DQ15.

DQ0~DQ15

Data-in/Data-out

CLK, CLK

Clock input

RAS

Row address strobe

CKE

Clock enable

CAS

Column address strobe

CS

Chip select

WE

Write enable

VDDQ

Supply Voltage for DQ

VSS

Ground

VSSQ

Ground for DQ

VDD

Power

VREF

Reference Voltage

LDQS, UDQS

Bi-directional Data Strobe.

LDQS corresponds to the data on DQ0~DQ7;

UDQS correspond to the data on DQ8~DQ15.

NC

No connection

VSSQ

DQ14

DQ12

DQ10

DQ8

VREF

A

B

C

D

E

F

G

H

J

K

L

M

DQ15

VDDQ

VSSQ

VDDQ

VSSQ

VSS

CLK

A12

A11

A8

A6

A4

VSS

DQ13

DQ11

DQ9

UDQS

UDM

CLK

CKE

A9

A7

A5

VSS

VDDQ

DQ1

DQ3

DQ5

DQ7

NC

VDD

DQ2

DQ4

DQ6

LDQS

LDM

WE

RAS

BA1

A0

A2

VDD

DQ0

VSSQ

VDDQ

VSSQ

VDDQ

VDD

CAS

CS

BA0

A10/AP

A1

A3

12

3

78

9

Similar Part No. - M13L2561616A-2A

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle

More results

Similar Description - M13L2561616A-2A

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

M13L2561616A-2A Datasheet(PDF) 3 Page - Elite Semiconductor Memory Technology Inc.

M13L2561616A-2A Datasheet(HTML) 3 Page - Elite Semiconductor Memory Technology Inc.

Similar Part No. - M13L2561616A-2A

Similar Description - M13L2561616A-2A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL