Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX1196 Datasheet(PDF) 12 Page - Maxim Integrated Products

Part No. MAX1196
Description  Dual 8-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX1196 Datasheet(HTML) 12 Page - Maxim Integrated Products

Back Button MAX1196 Datasheet HTML 8Page - Maxim Integrated Products MAX1196 Datasheet HTML 9Page - Maxim Integrated Products MAX1196 Datasheet HTML 10Page - Maxim Integrated Products MAX1196 Datasheet HTML 11Page - Maxim Integrated Products MAX1196 Datasheet HTML 12Page - Maxim Integrated Products MAX1196 Datasheet HTML 13Page - Maxim Integrated Products MAX1196 Datasheet HTML 14Page - Maxim Integrated Products MAX1196 Datasheet HTML 15Page - Maxim Integrated Products MAX1196 Datasheet HTML 16Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 23 page
background image
Dual 8-Bit, 40Msps, 3V, Low-Power ADC with
Internal Reference and Multiplexed Parallel Outputs
12
______________________________________________________________________________________
Detailed Description
The MAX1196 uses a 7-stage, fully differential, pipelined
architecture (Figure 1) that allows for high-speed con-
version while minimizing power consumption. Samples
taken at the inputs move progressively through the
pipeline stages every half clock cycle. Including the
delay through the output latch, the total clock-cycle
latency is 5 clock cycles for CHA and 5.5 clock cycles
for CHB.
Flash ADCs convert the held input voltages into a digi-
tal code. Internal MDACs convert the digitized results
back into analog voltages, which are then subtracted
from the original held input signals. The resulting error
signals are then multiplied by two, and the residues are
passed along to the next pipeline stages where the
process is repeated until the signals have been
processed by all 7 stages.
Both input channels are sampled on the rising edge of
the clock and the resulting data is multiplexed at the
output. CHA data is updated on the rising edge (5
clock cycles later) and CHB data is updated on the
falling edge (5.5 clock cycles later) of the clock signal.
The A/B indicator follows the clock signal with a typical
delay time of 6ns and remains high when CHA data is
updated and low when CHB data is updated.
Input Track-and-Hold (T/H) Circuits
Figure 2 displays a simplified functional diagram of the
input track-and-hold (T/H) circuits in both track and
hold mode. In track mode, switches S1, S2a, S2b, S4a,
S4b, S5a, and S5b are closed. The fully differential cir-
cuits sample the input signals onto the two capacitors
(C2a and C2b) through switches S4a and S4b. S2a and
S2b set the common mode for the amplifier input, and
open simultaneously with S1, sampling the input wave-
form. Switches S4a, S4b, S5a, and S5b are then
opened before switches S3a and S3b connect capaci-
tors C1a and C1b to the output of the amplifier and
switch S4c is closed. The resulting differential voltages
are held on capacitors C2a and C2b. The amplifiers are
used to charge capacitors C1a and C1b to the same
values originally held on C2a and C2b. These values
are then presented to the first stage quantizers and iso-
late the pipelines from the fast-changing inputs. The
wide input bandwidth T/H amplifiers allow the MAX1196
to track and sample/hold analog inputs of high frequen-
cies (>Nyquist). Both ADC inputs (INA+, INB+, INA-,
and INB-) can be driven either differentially or single
ended. Match the impedance of INA+ and INA-, as well
as INB+ and INB-, and set the common-mode voltage
to midsupply (VDD/2) for optimum performance.
Analog Inputs and Reference
Configurations
The full-scale range of the MAX1196 is determined by
the internally generated voltage difference between
REFP (VDD/2 + VREFIN/4) and REFN (VDD/2 - VREFIN/4).
The full-scale range for both on-chip ADCs is
adjustable through the REFIN pin, which is provided for
this purpose.
8
VINA
STAGE 1
STAGE 2
DIGITAL ALIGNMENT LOGIC
STAGE 6
STAGE 7
2-BIT FLASH
ADC
T/H
8
VINB
STAGE 1
STAGE 2
DIGITAL ALIGNMENT LOGIC
STAGE 6
STAGE 7
2-BIT FLASH
ADC
T/H
OUTPUT MULTIPLEXER
8
D0A/B–D7A/B
Figure 1. Pipelined Architecture—Stage Blocks


Similar Part No. - MAX1196

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MAX1196 MAXIM-MAX1196 Datasheet
563Kb / 22P
   Dual, 8-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 0; 4/02
MAX1196 MAXIM-MAX1196 Datasheet
516Kb / 10P
   Low-Voltage and Low-Power Operation
Rev 0; 8/02
MAX11960 MAXIM-MAX11960 Datasheet
7Mb / 34P
   FMC Connector for Interface
Rev 0; 3/16
MAX11960 MAXIM-MAX11960 Datasheet
3Mb / 31P
   Dual Simultaneous Sampling, 20-Bit, 1Msps, Differential SAR ADC
2016
MAX11960ETJ++ MAXIM-MAX11960ETJ+ Datasheet
3Mb / 31P
   Dual Simultaneous Sampling, 20-Bit, 1Msps, Differential SAR ADC
2016
More results

Similar Description - MAX1196

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MAX1186 MAXIM-MAX1186 Datasheet
444Kb / 21P
   Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
Rev 0; 12/01
MAX1195 MAXIM-MAX1195 Datasheet
563Kb / 22P
   Dual, 8-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 0; 4/02
MAX1183 MAXIM-MAX1183 Datasheet
495Kb / 18P
   Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
MAX1183 MAXIM-MAX1183_V01 Datasheet
343Kb / 18P
   Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
2006
MAX1185 MAXIM-MAX1185_11 Datasheet
359Kb / 21P
   Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
Rev 3; 5/11
MAX1185 MAXIM-MAX1185 Datasheet
495Kb / 20P
   Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
MAX1185 MAXIM-MAX1185_10 Datasheet
299Kb / 21P
   Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
Rev 2; 4/10
MAX1197 MAXIM-MAX1197 Datasheet
544Kb / 22P
   Dual, 8-Bit, 60Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
2002
MAX1182 MAXIM-MAX1182 Datasheet
510Kb / 21P
   Dual 10-Bit, 65Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 0; 7/01
MAX1181 MAXIM-MAX1181 Datasheet
304Kb / 20P
   Dual 10-Bit, 80Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 1; 2/07
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz