Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX1132 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part No. MAX1132
Description  16-Bit ADC, 200ksps, 5V Single-Supply with Reference
Download  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX1132 Datasheet(HTML) 5 Page - Maxim Integrated Products

 
Zoom Inzoom in Zoom Outzoom out
 5 / 19 page
background image
16-Bit ADC, 200ksps, 5V Single-Supply
with Reference
_______________________________________________________________________________________
5
Note 1: Tested at AVDD = DVDD = +5V, bipolar input mode.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and offset
error have been nulled.
Note 3: Offset nulled.
Note 4: Conversion time is defined as the number of clock cycles multiplied by the clock period, clock has 50% duty cycle.
Includes the acquisition time.
Note 5: ADC performance is limited by the converter’s noise floor, typically 300µVp-p.
Note 6: When an external reference has a different voltage than the specified typical value, the full scale of the ADC will scale
proportionally.
Note 7: Electrical characteristics are guaranteed from AVDD(MIN) = DVDD(MIN) to AVDD(MAX) = DVDD(MAX). For operations beyond
this range, see the Typical Operating Characteristics. For guaranteed specifications beyond the limits, contact the factory.
Note 8: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply voltage.
TIMING CHARACTERISTICS (Figures 5 and 6)
(AVDD = DVDD = +5V ±5%, TA = TMIN to TMAX, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Acquisition Time
tACQ
1.14
µs
DIN to SCLK Setup
tDS
50
ns
DIN to SCLK Hold
tDH
0ns
SCLK to DOUT Valid
tDO
70
ns
CS Fall to DOUT Enable
tDV
CLOAD = 50pF
80
ns
CS Rise to DOUT Disable
tTR
CLOAD = 50pF
80
ns
CS to SCLK Rise Setup
tCSS
100
ns
CS to SCLK Rise Hold
tCSH
0ns
SCLK High Pulse Width
tCH
80
ns
SCLK Low Pulse Width
tCL
80
ns
SCLK Fall to SSTRB
tSSTRB
CLOAD = 50pF
80
ns
CS Fall to SSTRB Enable
tSDV
CLOAD = 50pF, external clock mode
80
ns
CS Rise to SSTRB Disable
tSTR
CLOAD = 50pF, external clock mode
80
ns
SSTRB Rise to SCLK Rise
tSCK
Internal clock mode
0
ns
RST Pulse Width
tRS
208
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn