Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LS7060 Datasheet(PDF) 3 Page - LSI Computer Systems

Part No. LS7060
Description  32 BIT/DUAL 16 BIT BINARY UP COUNTER WITH BYTE MULTIPLEXED THREE-STATE OUTPUTS
Download  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LSI [LSI Computer Systems]
Homepage  http://www.lsicsi.com
Logo 

LS7060 Datasheet(HTML) 3 Page - LSI Computer Systems

   
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
DYNAMIC ELECTRICAL CHARACTERISTICS:
(VDD = +5V ± 5%, VSS = 0V, TA = 0˚C to +70˚C unless otherwise noted.)
PARAMETER
SYMBOL
MIN
MAX
UNIT
CONDITIONS
Count Frequency
fc
DC
15
MHz
-
(All Count inputs)
Count Pulse Width
tCPW
30
-
ns
Measured at 50% point,
(All Count Inputs)
Max tr, tf = 10ns
Count Rise & Fall time
tr, tf
-
30
µs
-
(Pins 1, 13)
Count Ripple Time
tCR
-
4
µs
Transition from 32 ones to 32 zeros
(Pins 1, 2 - LS7062)
from negative edge of count pulse
Count Ripple Time
tCR
-
2
µs
Transition of 16 bits from
(Pin 13 - LS7060)
all ones to all zeros from negative edge
(Pins 1,2,13 - LS7062)
of count pulse
Reset Pulse Width
tRPW
500
-
ns
Measured at 50% point
(All Counter Stages
Max tr, tf = 200ns
Fully Reset)
RESET Removal Time
tRR
-
250
ns
Measured from RESET signal at VIH
(Reset Removed From
All Counter Stages)
SCAN Frequency
fSC
-
1
MHz
SCAN Pulse Wildth
tSCPW
500
-
ns
Measured at 50% point
Max tr, tf = 100ns
SCAN RESET/LOAD
tRSCPW
1
-
µs
Measured at 50% point
Pulse Width
Max tr, tf = 200ns
(All latches loaded and
Scan Counter Reset to
Least Significant Byte)
SCAN RESET/LOAD
tRSCR
-
250
ns
Measured from SCAN RESET/
Removal Time
LOAD at VIH
(Reset Removed from
Scan Counter; Load
Command Removed
From Latches)
Output Disable
tDOD
-
200
ns
Transition to Output High
Delay Time
Impedance State Measured
(B0 - B7)
From Scan at VIL or
ENABLE at VIH
Output ENABLE
tDOE
-
200
ns
Transition to Valid On State
Delay Time
Measured from Scan at VIH
(B0 - B7)
and ENABLE at VIL; Delay to
Valid Data Levels for COL =10pF
and one TTL Load or Valid Data
Currents for High Capacitance Loads
Output Delay Time
tDCE
-
300
ns
Negative Transition from Scan at VIL
CASCADE ENABLE
and ST5 of Scan Counter or Positive
Transition From SCAN RESET/LOAD at
VIL to Valid Data Levels for COL = 10pF
and one TTL Load
INPUT CURRENT
*SCAN RESET/LOAD
IIH
-
-2.5
µA
VDD = Max, VIH = +3.5
IIL
-
-5
µA
VDD = Max, VIL = 0
**All Count inputs
IIH
-
5
µA
VDD = Max, VIH = +3.5
IIL
-
1
µA
VDD = Max, VIL = 0
*Input has internal pull-up resistor to VDD
** Inputs have internal pull-down resistor to VSS
7060/62-071398-3


Html Pages

1  2  3  4  5  6  7 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn