 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LTC3388-3 Datasheet(PDF) 9 Page - Linear Technology |
|
||||||||||||||||||||||||||||||
LTC3388-3 Datasheet(HTML) 9 Page - Linear Technology |
|
|
9 / 20 page  LTC3388-1/LTC3388-3 9 338813f PIN FUNCTIONS EN (Pin 1): Enable Input. Logic level input referenced to VIN2. A logic high on EN will enable the buck converter. Driving EN to VIN2 will result in no additional quiescent current on VIN. However, if EN is driven near VIH or VIL 40nA of additional quiescent current can appear on VIN. STBY (Pin 2): Standby Input. Logic level input referenced to VIN2. A logic high on STBY will place the part in standby mode. Driving STBY to VIN2 will result in no additional quiescent current on VIN. However, if STBY is driven near VIH or VIL 40nA of additional quiescent current can ap- pear on VIN. CAP (Pin 3): Internal rail referenced to VIN to serve as gate drive for buck PMOS switch. A 1μF capacitor should be connected between CAP and VIN. This pin is not intended for use as an external system rail. VIN (Pin 4): Input Voltage. A 2.2μF or larger capacitor should be connected from VIN to GND. SW (Pin 5): Switch Pin for the Buck Switching Regulator. A 22μH or larger inductor should be connected from SW to VOUT. VOUT (Pin 6): Sense pin used to monitor the output volt- age and adjust it through internal feedback. VIN2 (Pin 7): Internal low voltage rail to serve as gate drive for buck NMOS switch. Also serves as a logic high rail for output voltage select bits D0 and D1. A 4.7μF capacitor should be connected from VIN2 to GND. This pin is not intended for use as an external system rail. D1 (Pin 8): Output Voltage Select Bit. D1 should be tied high to VIN2 or low to GND to select desired VOUT (see Table 1). D0 (Pin 9): Output Voltage Select Bit. D0 should be tied high to VIN2 or low to GND to select desired VOUT (see Table 1). PGOOD (Pin 10): Power Good Open-Drain NMOS Output. The PGOOD pin is Hi-Z when VOUT is above 92% of the target value. GND (Exposed Pad Pin 11): Ground. The exposed pad should be connected to a continuous ground plane on the second layer of the printed circuit board by several vias directly under the LTC3388-1/LTC3388-3. |
Similar Part No. - LTC3388-3_15 |
|
Similar Description - LTC3388-3_15 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
